JPS6264048U - - Google Patents
Info
- Publication number
- JPS6264048U JPS6264048U JP15507685U JP15507685U JPS6264048U JP S6264048 U JPS6264048 U JP S6264048U JP 15507685 U JP15507685 U JP 15507685U JP 15507685 U JP15507685 U JP 15507685U JP S6264048 U JPS6264048 U JP S6264048U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frame synchronization
- audio frame
- periodic
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000737 periodic effect Effects 0.000 claims description 5
- 238000001514 detection method Methods 0.000 claims description 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 238000006243 chemical reaction Methods 0.000 claims 1
- 230000010363 phase shift Effects 0.000 claims 1
- 230000005236 sound signal Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Description
第１図および第２図は本考案に係る音声フレー
ム同期信号検出回路の実施例を示し、第１図はブ
ロツク回路図、第２図は各信号のタイミングチヤ
ートである。また、第３図は従来構成の音声フレ
ーム同期信号検出回路を示すブロツク回路図であ
る。
１…シフトレジスタ、２…第１ＡＮＤゲート、
３…タイマー回路、４…第２ＡＮＤゲート、５…
クロツク、６…ビツトカウンタ、７…リセツト信
号発生回路、Ａ…フレーム同期パターン一致信号
、Ｂ…周期信号、Ｃ…出力信号。
1 and 2 show an embodiment of the audio frame synchronization signal detection circuit according to the present invention, FIG. 1 is a block circuit diagram, and FIG. 2 is a timing chart of each signal. FIG. 3 is a block circuit diagram showing a conventional audio frame synchronization signal detection circuit. 1...Shift register, 2...First AND gate,
3...Timer circuit, 4...Second AND gate, 5...
Clock, 6... Bit counter, 7... Reset signal generation circuit, A... Frame synchronization pattern matching signal, B... Periodic signal, C... Output signal.
Claims (1)
ている音声フレーム同期信号のビツト数に等しい
ビツト数の信号にシリアル／パラレル変換するシ
フトレジスタと、前記シフトレジスタから前記音
声フレーム同期信号のパターンと等しいパターン
の信号が出力されたときのみフレーム同期パター
ン一致信号を出力するように構成された第１ＡＮ
Ｄゲートと、前記音声フレーム同期信号と周期お
よび位相が等しい周期信号を発生するタイマー回
路と、その周期信号と前記フレーム同期パターン
一致信号が同時に入力されたときに信号を出力す
るように構成された第２ＡＮＤゲートとを備えて
いることを特徴とする音声フレーム同期信号検出
回路。 (2) 前記タイマー回路は、前記音声フレーム同
期信号と周期が等しい周期信号を発生するクロツ
クおよびビツトカウンタと、その周期信号と前記
フレーム同期パターン一致信号との間に位相ずれ
が生じたときに前記ビツトカウンタをリセツトす
るリセツト信号発生回路とから成る実用新案登録
請求の範囲第(1)項に記載の音声フレーム同期信
号検出回路。[Claims for Utility Model Registration] (1) A shift register for serial/parallel conversion of an input PCM audio signal into a signal with a number of bits equal to the number of bits of an audio frame synchronization signal included therein; A first AN configured to output a frame synchronization pattern matching signal only when a signal with a pattern equal to the pattern of the audio frame synchronization signal is output.
A D gate, a timer circuit that generates a periodic signal having the same period and phase as the audio frame synchronization signal, and a timer circuit configured to output a signal when the periodic signal and the frame synchronization pattern matching signal are simultaneously input. An audio frame synchronization signal detection circuit comprising: a second AND gate. (2) The timer circuit includes a clock and a bit counter that generates a periodic signal having the same period as the audio frame synchronization signal, and when a phase shift occurs between the periodic signal and the frame synchronization pattern matching signal. 2. An audio frame synchronization signal detection circuit according to claim (1), which comprises a reset signal generation circuit for resetting a bit counter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15507685U JPS6264048U (en) | 1985-10-09 | 1985-10-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15507685U JPS6264048U (en) | 1985-10-09 | 1985-10-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6264048U true JPS6264048U (en) | 1987-04-21 |
Family
ID=31075451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15507685U Pending JPS6264048U (en) | 1985-10-09 | 1985-10-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6264048U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56111352A (en) * | 1980-02-08 | 1981-09-03 | Hitachi Ltd | Word-synchronous detection system |
| JPS6085640A (en) * | 1983-10-17 | 1985-05-15 | Mitsubishi Electric Corp | Frame synchronization circuit |
-
1985
- 1985-10-09 JP JP15507685U patent/JPS6264048U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56111352A (en) * | 1980-02-08 | 1981-09-03 | Hitachi Ltd | Word-synchronous detection system |
| JPS6085640A (en) * | 1983-10-17 | 1985-05-15 | Mitsubishi Electric Corp | Frame synchronization circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6264048U (en) | ||
| JPS558166A (en) | Data transmission system | |
| JPH01147441U (en) | ||
| JPS61103946U (en) | ||
| JPS5861540U (en) | Serial-parallel conversion circuit | |
| JPH01159424U (en) | ||
| JPS61160556U (en) | ||
| JPS62109522U (en) | ||
| SU598226A1 (en) | Arrangement for synchronization of pilot and reference digital signals | |
| JPS6122356Y2 (en) | ||
| JPS6363781U (en) | ||
| JPS62300U (en) | ||
| JPS58121452U (en) | serial data decoder | |
| JPS61128841U (en) | ||
| JPS63129333U (en) | ||
| JPS62203521U (en) | ||
| JPS63118647U (en) | ||
| JPS61199952U (en) | ||
| JPS63178920U (en) | ||
| JPS639631U (en) | ||
| JPS6258927U (en) | ||
| JPS6079834U (en) | Clock pulse detection circuit | |
| JPH0186728U (en) | ||
| JPS62138202U (en) | ||
| JPS63108235U (en) |