JPS6261424A - 半導体論理回路 - Google Patents
半導体論理回路Info
- Publication number
- JPS6261424A JPS6261424A JP20066985A JP20066985A JPS6261424A JP S6261424 A JPS6261424 A JP S6261424A JP 20066985 A JP20066985 A JP 20066985A JP 20066985 A JP20066985 A JP 20066985A JP S6261424 A JPS6261424 A JP S6261424A
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- signal line
- line
- product term
- term output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20066985A JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20066985A JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6261424A true JPS6261424A (ja) | 1987-03-18 |
JPH0379886B2 JPH0379886B2 (enrdf_load_html_response) | 1991-12-20 |
Family
ID=16428263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20066985A Granted JPS6261424A (ja) | 1985-09-12 | 1985-09-12 | 半導体論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6261424A (enrdf_load_html_response) |
-
1985
- 1985-09-12 JP JP20066985A patent/JPS6261424A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0379886B2 (enrdf_load_html_response) | 1991-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4697105A (en) | CMOS programmable logic array | |
US7671660B2 (en) | Single threshold and single conductivity type logic | |
JPH0241211B2 (enrdf_load_html_response) | ||
US5309043A (en) | Compound logic circuit having NAND and NOR gate outputs and two transistors connected within both gate circuits | |
JPH01211396A (ja) | デコーダバッファ回路 | |
JPS6261424A (ja) | 半導体論理回路 | |
US4631425A (en) | Logic gate circuit having P- and N- channel transistors coupled in parallel | |
JPH03132115A (ja) | 半導体集積回路 | |
US3596108A (en) | Fet logic gate circuits | |
JPS5922435A (ja) | ラツチ回路 | |
US12374376B2 (en) | Decoder circuits using shared transistors for low-power, high-speed, and small area | |
JPH022713A (ja) | 半導体集積回路 | |
KR100565760B1 (ko) | 멀티플렉서 | |
JP3073064B2 (ja) | 多入力論理回路及び半導体メモリ | |
JPH0738420A (ja) | 多値論理回路 | |
JP2743670B2 (ja) | 論理回路 | |
USRE29234E (en) | FET logic gate circuits | |
JPS6094740A (ja) | マスタ−スライスic | |
JPS6231217A (ja) | 複合型論理回路 | |
JPH03198293A (ja) | デコーダ回路 | |
JPH04213919A (ja) | 半導体集積回路 | |
JPH0743955B2 (ja) | 半導体集積回路装置 | |
JPH0522109A (ja) | マイクロコンピユータ | |
JPH035094B2 (enrdf_load_html_response) | ||
JPS61269544A (ja) | バスタ−ミネ−タ |