JPS6259328B2 - - Google Patents
Info
- Publication number
- JPS6259328B2 JPS6259328B2 JP58121100A JP12110083A JPS6259328B2 JP S6259328 B2 JPS6259328 B2 JP S6259328B2 JP 58121100 A JP58121100 A JP 58121100A JP 12110083 A JP12110083 A JP 12110083A JP S6259328 B2 JPS6259328 B2 JP S6259328B2
- Authority
- JP
- Japan
- Prior art keywords
- latch circuit
- output
- prom
- address
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 10
- 238000005070 sampling Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Position Input By Displaying (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58121100A JPS6014318A (ja) | 1983-07-05 | 1983-07-05 | 位置検出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58121100A JPS6014318A (ja) | 1983-07-05 | 1983-07-05 | 位置検出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6014318A JPS6014318A (ja) | 1985-01-24 |
| JPS6259328B2 true JPS6259328B2 (OSRAM) | 1987-12-10 |
Family
ID=14802871
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58121100A Granted JPS6014318A (ja) | 1983-07-05 | 1983-07-05 | 位置検出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6014318A (OSRAM) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62157929A (ja) * | 1985-12-28 | 1987-07-13 | Fujitsu Ltd | マウスコントロ−ラ |
| JPH0222722A (ja) * | 1988-07-11 | 1990-01-25 | Fujitsu Ltd | マウス |
| JP4894497B2 (ja) * | 2006-12-19 | 2012-03-14 | トヨタ自動車株式会社 | 軸受け及び軸受けの給油構造 |
-
1983
- 1983-07-05 JP JP58121100A patent/JPS6014318A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6014318A (ja) | 1985-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| JPS6259328B2 (OSRAM) | ||
| KR940009099B1 (ko) | 마이크로 프로세서 | |
| US4220924A (en) | Digital phase decoding technique for quadrature phased signals | |
| JPH043132B2 (OSRAM) | ||
| JPH04346069A (ja) | 速度信号生成回路 | |
| KR910009296B1 (ko) | 순차접근 기억장치 | |
| JPS6241438Y2 (OSRAM) | ||
| KR900004014Y1 (ko) | 디램 리프레쉬 회로 | |
| JPH09171681A (ja) | メモリアドレス制御装置 | |
| JPS6033468Y2 (ja) | デイジタル信号の入力回路 | |
| JP3206010B2 (ja) | タイムスタンプ回路 | |
| JP3212332B2 (ja) | 多軸位置検出装置 | |
| KR950008484B1 (ko) | 아날로그 디지탈 컨버터 | |
| JPS63259476A (ja) | ジツタ測定回路 | |
| KR0174512B1 (ko) | 리플레쉬 타이밍 발생회로 | |
| JP2709201B2 (ja) | マイクロコンピュータ | |
| Lienard | A Camac data bank interface for the new LINAC process control 523006LE | |
| JPH0419894A (ja) | エラスティックストア回路 | |
| JPS63175953A (ja) | シ−ケンシヤルアクセスメモリ | |
| JPS60173794A (ja) | メモリ−のリフレツシユ方式 | |
| JPS5965375A (ja) | メモリ装置 | |
| JPH0474736B2 (OSRAM) | ||
| JPH05119066A (ja) | トリガ回路 | |
| JPS6153736B2 (OSRAM) |