JPS6258160B2 - - Google Patents

Info

Publication number
JPS6258160B2
JPS6258160B2 JP52091547A JP9154777A JPS6258160B2 JP S6258160 B2 JPS6258160 B2 JP S6258160B2 JP 52091547 A JP52091547 A JP 52091547A JP 9154777 A JP9154777 A JP 9154777A JP S6258160 B2 JPS6258160 B2 JP S6258160B2
Authority
JP
Japan
Prior art keywords
integrated circuit
pattern
circuit
flexible printed
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52091547A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5426470A (en
Inventor
Masaru Kimura
Shoichi Muramoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP9154777A priority Critical patent/JPS5426470A/ja
Publication of JPS5426470A publication Critical patent/JPS5426470A/ja
Publication of JPS6258160B2 publication Critical patent/JPS6258160B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
JP9154777A 1977-07-30 1977-07-30 Circuit device Granted JPS5426470A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9154777A JPS5426470A (en) 1977-07-30 1977-07-30 Circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9154777A JPS5426470A (en) 1977-07-30 1977-07-30 Circuit device

Publications (2)

Publication Number Publication Date
JPS5426470A JPS5426470A (en) 1979-02-28
JPS6258160B2 true JPS6258160B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-12-04

Family

ID=14029502

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9154777A Granted JPS5426470A (en) 1977-07-30 1977-07-30 Circuit device

Country Status (1)

Country Link
JP (1) JPS5426470A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS601847A (ja) * 1983-06-20 1985-01-08 Toshiba Corp 混成集積回路

Also Published As

Publication number Publication date
JPS5426470A (en) 1979-02-28

Similar Documents

Publication Publication Date Title
US4495546A (en) Hybrid integrated circuit component and printed circuit board mounting said component
US5400221A (en) Printed circuit board mounted with electric elements thereon
US20010054754A1 (en) Surface-mounting type electronic circuit unit suitable for miniaturization and easy to manufacture
KR20030030938A (ko) 전자회로유닛
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH03156905A (ja) 積層形コンデンサを用いた電子部品
JP3710557B2 (ja) 混成集積回路装置およびその製造に用いる基板シートならびにその混成集積回路装置を組み込んだ電子装置
JP2512828B2 (ja) チップ部品の実装方法
JPH05327249A (ja) 電子回路モジュール及びその製造方法
JPS6258160B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH03203212A (ja) 複合チップ部品及びその製造方法
JPS627109A (ja) ネツトワ−ク電子部品の製造方法
JP2722451B2 (ja) 半導体装置
JP3164182B2 (ja) 複合電子部品
JPH02164096A (ja) 多層電子回路基板とその製造方法
JPH0458189B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2004303944A (ja) モジュール基板及びその製造方法
JPH0231794Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6230719B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0528917B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH03136396A (ja) 電子回路部品とその製造方法及び電子回路装置
JPH01217869A (ja) 混成集積回路装置
JPH05226518A (ja) 混成集積回路装置
JP2000164461A (ja) チップ部品
JPH09199669A (ja) プリント配線基板モジュール