JPS6248899B2 - - Google Patents
Info
- Publication number
- JPS6248899B2 JPS6248899B2 JP56084025A JP8402581A JPS6248899B2 JP S6248899 B2 JPS6248899 B2 JP S6248899B2 JP 56084025 A JP56084025 A JP 56084025A JP 8402581 A JP8402581 A JP 8402581A JP S6248899 B2 JPS6248899 B2 JP S6248899B2
- Authority
- JP
- Japan
- Prior art keywords
- photoresist
- plating
- wiring pattern
- forming
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Electroplating Methods And Accessories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084025A JPS57198648A (en) | 1981-06-01 | 1981-06-01 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084025A JPS57198648A (en) | 1981-06-01 | 1981-06-01 | Manufacture of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57198648A JPS57198648A (en) | 1982-12-06 |
JPS6248899B2 true JPS6248899B2 (enrdf_load_stackoverflow) | 1987-10-16 |
Family
ID=13819011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56084025A Granted JPS57198648A (en) | 1981-06-01 | 1981-06-01 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57198648A (enrdf_load_stackoverflow) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2613759C3 (de) * | 1976-03-31 | 1981-01-15 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Verfahren zum Herstellen eines mehrschichtigen MetaUanschluBkontaktes für ein Halbleiterbauelement |
JPS52128059A (en) * | 1976-04-20 | 1977-10-27 | Nec Corp | Manufacture of semiconductor device |
-
1981
- 1981-06-01 JP JP56084025A patent/JPS57198648A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57198648A (en) | 1982-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2922066B2 (ja) | 半導体装置の製造方法 | |
JPS6248899B2 (enrdf_load_stackoverflow) | ||
JPH02253628A (ja) | 半導体装置の製造方法 | |
JPS6155797B2 (enrdf_load_stackoverflow) | ||
JPH04217324A (ja) | 半導体装置の製造方法 | |
JPS6152984B2 (enrdf_load_stackoverflow) | ||
JP3136194B2 (ja) | リードフレームの製造方法 | |
JPS6270594A (ja) | 選択メツキ法 | |
JPS6130418B2 (enrdf_load_stackoverflow) | ||
JPH04124822A (ja) | 半導体装置の製造方法 | |
JPS5911647A (ja) | 半導体装置の製造方法 | |
JPH0334675B2 (enrdf_load_stackoverflow) | ||
JPH04307737A (ja) | 半導体装置の製造方法 | |
JPS6212663B2 (enrdf_load_stackoverflow) | ||
JPS628030B2 (enrdf_load_stackoverflow) | ||
JPS62281356A (ja) | 半導体装置の製造方法 | |
JPH023926A (ja) | 配線の形成方法 | |
JPS61193315A (ja) | 平滑スイツチ基板の製造方法 | |
JPS6097691A (ja) | 厚膜薄膜配線基板の製造方法 | |
JPH05102160A (ja) | 半導体装置およびその製造方法 | |
JPH05218212A (ja) | 半導体装置の製造方法 | |
JPH04142745A (ja) | 半導体装置の製造方法 | |
JPS63164338A (ja) | 半導体装置の製造方法 | |
JPH07161723A (ja) | 金属パターンの形成方法 | |
JPH021125A (ja) | 半導体装置の製造方法 |