JPS624743B2 - - Google Patents
Info
- Publication number
- JPS624743B2 JPS624743B2 JP56151054A JP15105481A JPS624743B2 JP S624743 B2 JPS624743 B2 JP S624743B2 JP 56151054 A JP56151054 A JP 56151054A JP 15105481 A JP15105481 A JP 15105481A JP S624743 B2 JPS624743 B2 JP S624743B2
- Authority
- JP
- Japan
- Prior art keywords
- diagnostic
- dictionary
- fault
- scan
- diagnostic data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 18
- 238000004088 simulation Methods 0.000 claims description 15
- 238000012360 testing method Methods 0.000 claims description 10
- 230000008859 change Effects 0.000 claims description 8
- 238000003745 diagnosis Methods 0.000 claims description 8
- 230000010365 information processing Effects 0.000 claims description 8
- 238000012545 processing Methods 0.000 description 5
- 238000012937 correction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000002405 diagnostic procedure Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56151054A JPS5852756A (ja) | 1981-09-24 | 1981-09-24 | 診断デ−タの修正方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56151054A JPS5852756A (ja) | 1981-09-24 | 1981-09-24 | 診断デ−タの修正方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5852756A JPS5852756A (ja) | 1983-03-29 |
JPS624743B2 true JPS624743B2 (sv) | 1987-01-31 |
Family
ID=15510284
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56151054A Granted JPS5852756A (ja) | 1981-09-24 | 1981-09-24 | 診断デ−タの修正方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5852756A (sv) |
-
1981
- 1981-09-24 JP JP56151054A patent/JPS5852756A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5852756A (ja) | 1983-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5515383A (en) | Built-in self-test system and method for self test of an integrated circuit | |
JPH0416813B2 (sv) | ||
US6615379B1 (en) | Method and apparatus for testing a logic device | |
JP3173855B2 (ja) | デジタル・テスト・ベクトルの編集方法 | |
US6845440B2 (en) | System for preventing memory usage conflicts when generating and merging computer architecture test cases | |
US6681357B2 (en) | MISR simulation tool for memory BIST application | |
JPS624743B2 (sv) | ||
JPH05101697A (ja) | Lsi用故障診断回路 | |
US20030233504A1 (en) | Method for detecting bus contention from RTL description | |
CN113742198B (zh) | 测试方法、装置、电子设备及存储介质 | |
CN117033113B (zh) | 一种信号延迟的控制电路和方法 | |
JPS6151578A (ja) | 電子回路装置障害診断方式 | |
JPS59117660A (ja) | シミユレ−シヨン状態復元処理方式 | |
JPH04362755A (ja) | 共用型拡張記憶試験方式 | |
JPH01156680A (ja) | 論理回路の故障診断方法 | |
JP2924392B2 (ja) | マイクロコンピュータシステム | |
CN117573533A (zh) | 测试用例设计方法、装置、电子设备及存储介质 | |
JPS6014351A (ja) | 自動試験方式 | |
JPS628828B2 (sv) | ||
JPH0318777A (ja) | スキヤン回路の故障診断方法 | |
JP2624135B2 (ja) | タイミング解析方法 | |
SU911531A1 (ru) | Система дл контрол и диагностики цифровых узлов | |
JPH0844583A (ja) | 情報処理装置における診断システム | |
CN117370168A (zh) | 设置逻辑系统设计的仿真还原点的方法及相关设备 | |
CN116302978A (zh) | 一种测试用例优先级计算方法、系统、电子设备、介质 |