JPS6246028B2 - - Google Patents
Info
- Publication number
- JPS6246028B2 JPS6246028B2 JP56196855A JP19685581A JPS6246028B2 JP S6246028 B2 JPS6246028 B2 JP S6246028B2 JP 56196855 A JP56196855 A JP 56196855A JP 19685581 A JP19685581 A JP 19685581A JP S6246028 B2 JPS6246028 B2 JP S6246028B2
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic processing
- time
- processing
- cpus
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1691—Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56196855A JPS5899865A (ja) | 1981-12-09 | 1981-12-09 | 多重化演算処理同期システム |
| DE8282111353T DE3279941D1 (en) | 1981-12-09 | 1982-12-08 | Multi-computer system |
| EP82111353A EP0081238B1 (en) | 1981-12-09 | 1982-12-08 | Multi-computer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56196855A JPS5899865A (ja) | 1981-12-09 | 1981-12-09 | 多重化演算処理同期システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5899865A JPS5899865A (ja) | 1983-06-14 |
| JPS6246028B2 true JPS6246028B2 (enrdf_load_stackoverflow) | 1987-09-30 |
Family
ID=16364773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56196855A Granted JPS5899865A (ja) | 1981-12-09 | 1981-12-09 | 多重化演算処理同期システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5899865A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006080433A1 (ja) * | 2005-01-31 | 2006-08-03 | Yokogawa Electric Corporation | 情報処理装置および情報処理方法 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0227467A (ja) * | 1988-07-16 | 1990-01-30 | Fuji Electric Co Ltd | 演算装置間の同期方法 |
| US20180293142A1 (en) | 2015-12-03 | 2018-10-11 | Mitsubishi Electric Corporation | Multiplex system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS547833A (en) * | 1977-06-21 | 1979-01-20 | Mitsubishi Electric Corp | Dual computer system |
| JPS599999B2 (ja) * | 1978-08-15 | 1984-03-06 | 日本電信電話株式会社 | 同期運転方式 |
-
1981
- 1981-12-09 JP JP56196855A patent/JPS5899865A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006080433A1 (ja) * | 2005-01-31 | 2006-08-03 | Yokogawa Electric Corporation | 情報処理装置および情報処理方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5899865A (ja) | 1983-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2064823A2 (en) | Cluster coupler unit and method for synchronizing a plurality of clusters in a time-triggered network | |
| JP3108393B2 (ja) | Plcを用いた制御システム | |
| JPS6246028B2 (enrdf_load_stackoverflow) | ||
| JPH0424702A (ja) | 制御システム | |
| US4885740A (en) | Digital signal switch | |
| EP0319663A3 (en) | Bidirectional control signalling bus interface apparatus for transmitting signals between two bus system | |
| JPH0215141B2 (enrdf_load_stackoverflow) | ||
| EP0509448B1 (en) | Synchronous control method in plurality of channel units and circuit using said method | |
| JPS5927137B2 (ja) | デ−タ母線システム | |
| JP3994502B2 (ja) | Pcmリレーにおけるサンプリング同期方式とサンプリングデータ同期方式および異常通知方式 | |
| JPS6065369A (ja) | 多重化演算処理同期制御装置 | |
| JP3471913B2 (ja) | コンピュータシステム | |
| JPS648380B2 (enrdf_load_stackoverflow) | ||
| JPS6359184B2 (enrdf_load_stackoverflow) | ||
| JP2679506B2 (ja) | クロック切替方式 | |
| JPH07105798B2 (ja) | ネツトワ−クの2重化方法 | |
| JPS59188257A (ja) | 信号伝送方式 | |
| SU1732351A1 (ru) | Мультипроцессорна система | |
| JPS6384228A (ja) | クロック同期データ伝送方式 | |
| JPH03107242A (ja) | ネットワークシステムのリング再構成方式 | |
| JPH0395660A (ja) | 複数中央処理装置システムにおけるシステム時刻設定方式 | |
| JPS5838808B2 (ja) | マルチプロセツサシステムにおけるデ−タ転送方式 | |
| JPS60256240A (ja) | 系切替方式 | |
| JPH05108564A (ja) | データ転送バスシステム | |
| JPH05327743A (ja) | データ通信システムの伝送路制御方法 |