JPS6244284B2 - - Google Patents

Info

Publication number
JPS6244284B2
JPS6244284B2 JP57067452A JP6745282A JPS6244284B2 JP S6244284 B2 JPS6244284 B2 JP S6244284B2 JP 57067452 A JP57067452 A JP 57067452A JP 6745282 A JP6745282 A JP 6745282A JP S6244284 B2 JPS6244284 B2 JP S6244284B2
Authority
JP
Japan
Prior art keywords
data bus
circuit
precharge
data
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57067452A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58186827A (ja
Inventor
Hiroshi Yokochi
Ryuichi Iketani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP57067452A priority Critical patent/JPS58186827A/ja
Priority to US06/483,572 priority patent/US4551821A/en
Priority to GB08309985A priority patent/GB2121254B/en
Priority to DE19833313335 priority patent/DE3313335A1/de
Publication of JPS58186827A publication Critical patent/JPS58186827A/ja
Publication of JPS6244284B2 publication Critical patent/JPS6244284B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)
JP57067452A 1982-04-23 1982-04-23 マイクロプロセツサ Granted JPS58186827A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57067452A JPS58186827A (ja) 1982-04-23 1982-04-23 マイクロプロセツサ
US06/483,572 US4551821A (en) 1982-04-23 1983-04-11 Data bus precharging circuits
GB08309985A GB2121254B (en) 1982-04-23 1983-04-13 Data bus precharging circuits
DE19833313335 DE3313335A1 (de) 1982-04-23 1983-04-13 Daten-mehrfachleitungs-vorladeschaltung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57067452A JPS58186827A (ja) 1982-04-23 1982-04-23 マイクロプロセツサ

Publications (2)

Publication Number Publication Date
JPS58186827A JPS58186827A (ja) 1983-10-31
JPS6244284B2 true JPS6244284B2 (en, 2012) 1987-09-19

Family

ID=13345327

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57067452A Granted JPS58186827A (ja) 1982-04-23 1982-04-23 マイクロプロセツサ

Country Status (4)

Country Link
US (1) US4551821A (en, 2012)
JP (1) JPS58186827A (en, 2012)
DE (1) DE3313335A1 (en, 2012)
GB (1) GB2121254B (en, 2012)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6074034A (ja) * 1983-09-30 1985-04-26 Toshiba Corp パイプライン制御方式
JPH063572B2 (ja) * 1984-09-06 1994-01-12 沖電気工業株式会社 Ｃｍｏｓ集積回路
JPS61110394A (ja) * 1984-10-31 1986-05-28 Mitsubishi Electric Corp 半導体記憶装置
JP2506767B2 (ja) * 1987-05-25 1996-06-12 松下電器産業株式会社 デ−タ保持装置
JPH01220016A (ja) * 1988-02-29 1989-09-01 Mitsubishi Electric Corp バス送出回路
KR920018591A (ko) * 1991-03-13 1992-10-22 제임스 에이취. 폭스 저파워 버스를 구비한 마이크로프로세서
IT1252017B (it) * 1991-11-28 1995-05-27 Sgs Thomson Microelectronics Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate
KR0172345B1 (ko) * 1995-11-27 1999-03-30 김광호 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로
DE19929121B4 (de) * 1998-06-30 2013-02-28 Fujitsu Semiconductor Ltd. Integrierte Halbleiterschaltung
DE19961727A1 (de) * 1999-12-21 2001-07-05 Micronas Gmbh Schaltungsanordnung mit einer Datenübertragungsvorrichtung
DE10162260B4 (de) 2001-12-18 2006-04-06 Infineon Technologies Ag Integrierter Speicher mit einer Vorladeschaltung zur Vorladung einer Bitleitung

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3965460A (en) * 1975-01-02 1976-06-22 Motorola, Inc. MOS speed-up circuit
JPS5232014A (en) * 1975-09-05 1977-03-10 Hanamoto Kenkiyuushiyo Kk Method of coloring and moulding building articles
US4044341A (en) * 1976-03-22 1977-08-23 Rca Corporation Memory array
US4131951A (en) * 1976-05-17 1978-12-26 Tokyo Shibaura Electric Co., Ltd. High speed complementary MOS memory
JPS5687124A (en) * 1979-12-17 1981-07-15 Toshiba Corp Information processor

Also Published As

Publication number Publication date
GB2121254A (en) 1983-12-14
DE3313335C2 (en, 2012) 1989-10-12
GB2121254B (en) 1986-03-12
DE3313335A1 (de) 1983-11-03
US4551821A (en) 1985-11-05
JPS58186827A (ja) 1983-10-31
GB8309985D0 (en) 1983-05-18

Similar Documents

Publication Publication Date Title
US7061823B2 (en) Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices
US4414547A (en) Storage logic array having two conductor data column
EP0554489A1 (en) Multi-port static random access memory with fast write-thru scheme
US4852061A (en) High density, high performance register file having improved clocking means
JPS6244284B2 (en, 2012)
JP2583521B2 (ja) 半導体集積回路
JPH0642313B2 (ja) 半導体メモリ
US5625302A (en) Address buffer for synchronous system
JP2005044334A (ja) 非同期制御回路と半導体集積回路装置
US4045684A (en) Information transfer bus circuit with signal loss compensation
Bazes et al. A programmable NMOS DRAM controller for microcomputer systems with dual-port memory and error checking and correction
JPS6128198B2 (en, 2012)
EP0265913A2 (en) Semi-custom-made integrated circuit device
JPH063572B2 (ja) Ｃｍｏｓ集積回路
US4757504A (en) Polyphase parity generator circuit
US6178137B1 (en) Clock-synchronizing semiconductor memory device
EP0288774B1 (en) High density, high performance register file circuit
US6195377B1 (en) Embedded input logic in a high input impedance strobed CMOS differential sense amplifier
JPH06196997A (ja) データ出力装置とその方法および記憶装置
US5179678A (en) Address/control signal input circuit for a cache controller which clamps the address/control signals to predetermined logic level clamp signal is received
JPH0573703A (ja) 半導体集積回路装置
US6367025B1 (en) Pass-gate inputs that temporarily hold state on a high input impedance, strobed CMOS differential sense amplifier
JP2600923B2 (ja) 半導体集積回路装置
JPS58200321A (ja) バスインタ−フエイス回路
JPH0330957B2 (en, 2012)