JPS6243551B2 - - Google Patents

Info

Publication number
JPS6243551B2
JPS6243551B2 JP42180A JP42180A JPS6243551B2 JP S6243551 B2 JPS6243551 B2 JP S6243551B2 JP 42180 A JP42180 A JP 42180A JP 42180 A JP42180 A JP 42180A JP S6243551 B2 JPS6243551 B2 JP S6243551B2
Authority
JP
Japan
Prior art keywords
layer
region
platinum
gate
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP42180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5698872A (en
Inventor
Hiroki Muta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP42180A priority Critical patent/JPS5698872A/ja
Publication of JPS5698872A publication Critical patent/JPS5698872A/ja
Publication of JPS6243551B2 publication Critical patent/JPS6243551B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
JP42180A 1980-01-07 1980-01-07 Preparation of semiconductor device Granted JPS5698872A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP42180A JPS5698872A (en) 1980-01-07 1980-01-07 Preparation of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP42180A JPS5698872A (en) 1980-01-07 1980-01-07 Preparation of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5698872A JPS5698872A (en) 1981-08-08
JPS6243551B2 true JPS6243551B2 (enrdf_load_stackoverflow) 1987-09-14

Family

ID=11473332

Family Applications (1)

Application Number Title Priority Date Filing Date
JP42180A Granted JPS5698872A (en) 1980-01-07 1980-01-07 Preparation of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5698872A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178642A (ja) * 1984-02-24 1985-09-12 Fujitsu Ltd 半導体装置の製造方法
JP2687917B2 (ja) * 1995-02-20 1997-12-08 日本電気株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS5698872A (en) 1981-08-08

Similar Documents

Publication Publication Date Title
US4392150A (en) MOS Integrated circuit having refractory metal or metal silicide interconnect layer
US4818718A (en) Method of manufacturing semiconductor memory device
JP3039967B2 (ja) 半導体装置
JP2842871B2 (ja) パワーmosトランジスタ構造
KR0161520B1 (ko) 반도체 기억장치
EP0096734B1 (en) Stacked complementary metal oxide semiconductor inverter
US4396930A (en) Compact MOSFET device with reduced plurality of wire contacts
JPH039631B2 (enrdf_load_stackoverflow)
US4178605A (en) Complementary MOS inverter structure
JPS6042626B2 (ja) 半導体装置の製造方法
US20050184343A1 (en) MESFETs integrated with MOSFETs on common substrate and methods of forming the same
GB2049279A (en) Mnos-memory cell
JPH0778975A (ja) 絶縁ゲート型電界効果トランジスタ
US5631479A (en) Semiconductor device with laminated refractory metal schottky barrier gate electrode
JPS6243552B2 (enrdf_load_stackoverflow)
JPS6243551B2 (enrdf_load_stackoverflow)
JPS62131573A (ja) 半導体装置
JPS6136705B2 (enrdf_load_stackoverflow)
JPS597231B2 (ja) 絶縁ゲイト型電界効果半導体装置の作製方法
JPH039572A (ja) 半導体装置の製造方法
KR910006751B1 (ko) 반도체 집적회로장치 및 그의 제조방법
JPH0644631B2 (ja) 半導体装置及びその製造方法
JPH02194561A (ja) 薄膜半導体装置とその製造方法
JPS5843574A (ja) 電界効果トランジスタ
JP3425877B2 (ja) パワーmosfet及びその製造方法