JPS6239560B2 - - Google Patents

Info

Publication number
JPS6239560B2
JPS6239560B2 JP6547279A JP6547279A JPS6239560B2 JP S6239560 B2 JPS6239560 B2 JP S6239560B2 JP 6547279 A JP6547279 A JP 6547279A JP 6547279 A JP6547279 A JP 6547279A JP S6239560 B2 JPS6239560 B2 JP S6239560B2
Authority
JP
Japan
Prior art keywords
photoresist
insulating layer
thin film
pattern
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6547279A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55157296A (en
Inventor
Hikari Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHO ERU ESU AI GIJUTSU KENKYU KUMIAI
Original Assignee
CHO ERU ESU AI GIJUTSU KENKYU KUMIAI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHO ERU ESU AI GIJUTSU KENKYU KUMIAI filed Critical CHO ERU ESU AI GIJUTSU KENKYU KUMIAI
Priority to JP6547279A priority Critical patent/JPS55157296A/ja
Publication of JPS55157296A publication Critical patent/JPS55157296A/ja
Publication of JPS6239560B2 publication Critical patent/JPS6239560B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP6547279A 1979-05-25 1979-05-25 Method of fabricating high density multilayer wiring substrate Granted JPS55157296A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6547279A JPS55157296A (en) 1979-05-25 1979-05-25 Method of fabricating high density multilayer wiring substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6547279A JPS55157296A (en) 1979-05-25 1979-05-25 Method of fabricating high density multilayer wiring substrate

Publications (2)

Publication Number Publication Date
JPS55157296A JPS55157296A (en) 1980-12-06
JPS6239560B2 true JPS6239560B2 (enrdf_load_html_response) 1987-08-24

Family

ID=13288079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6547279A Granted JPS55157296A (en) 1979-05-25 1979-05-25 Method of fabricating high density multilayer wiring substrate

Country Status (1)

Country Link
JP (1) JPS55157296A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59151498A (ja) * 1983-02-18 1984-08-29 日本電気株式会社 高密度多層配線基板
JPS59151497A (ja) * 1983-02-18 1984-08-29 日本電気株式会社 高密度多層配線基板

Also Published As

Publication number Publication date
JPS55157296A (en) 1980-12-06

Similar Documents

Publication Publication Date Title
TWI251920B (en) Circuit barrier structure of semiconductor package substrate and method for fabricating the same
US5526564A (en) Method of manufacturing a multilayered printed wiring board
JPH0255933B2 (enrdf_load_html_response)
JPH0964493A (ja) 回路基板の配線構造及びその形成法
JPS6239560B2 (enrdf_load_html_response)
JPS6155797B2 (enrdf_load_html_response)
JP2796068B2 (ja) 感光膜パターンの形成方法
JP2022138469A (ja) 多層配線基板及びその製造方法
JPH05259615A (ja) 回路導体の形成方法
JP2508831B2 (ja) 半導体装置
JP2000503484A (ja) 電気絶縁支持体上に少なくとも２つの配線面を形成する方法
JP3651027B2 (ja) 多層配線基板の製造方法
US4600663A (en) Microstrip line
JPH08250857A (ja) 多層配線基板の製造方法
JPH07297590A (ja) 同軸構造の配線の形成方法
JP2664409B2 (ja) 混成集積回路の製造方法
JPH08264654A (ja) フューズ配線を有する電子装置
JP3669085B2 (ja) 厚膜多層基板の製造方法
JPH02113553A (ja) 半導体集積回路の製造方法
JPH0455556B2 (enrdf_load_html_response)
JPH06163721A (ja) 半導体装置
JPH07226589A (ja) 薄膜多層配線基板の製造方法
JPH04302455A (ja) 半導体装置
JPH0666290B2 (ja) 半導体装置の製造方法
JPS62171194A (ja) マトリクス配線板