JPS6236318B2 - - Google Patents
Info
- Publication number
- JPS6236318B2 JPS6236318B2 JP57226844A JP22684482A JPS6236318B2 JP S6236318 B2 JPS6236318 B2 JP S6236318B2 JP 57226844 A JP57226844 A JP 57226844A JP 22684482 A JP22684482 A JP 22684482A JP S6236318 B2 JPS6236318 B2 JP S6236318B2
- Authority
- JP
- Japan
- Prior art keywords
- ram
- data
- register
- lsi
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 32
- 102100031584 Cell division cycle-associated 7-like protein Human genes 0.000 description 7
- 101000777638 Homo sapiens Cell division cycle-associated 7-like protein Proteins 0.000 description 7
- 238000000034 method Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
Landscapes
- Tests Of Electronic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57226844A JPS59119595A (ja) | 1982-12-27 | 1982-12-27 | Ram内蔵論理lsi |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57226844A JPS59119595A (ja) | 1982-12-27 | 1982-12-27 | Ram内蔵論理lsi |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59119595A JPS59119595A (ja) | 1984-07-10 |
JPS6236318B2 true JPS6236318B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1987-08-06 |
Family
ID=16851450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57226844A Granted JPS59119595A (ja) | 1982-12-27 | 1982-12-27 | Ram内蔵論理lsi |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59119595A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1251565B (it) * | 1991-09-10 | 1995-05-17 | Sgs Thomson Microelectronics | Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore. |
-
1982
- 1982-12-27 JP JP57226844A patent/JPS59119595A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59119595A (ja) | 1984-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4621363A (en) | Testing and diagnostic device for digital computers | |
US4656592A (en) | Very large scale integrated circuit subdivided into isochronous regions, method for the machine-aided design of such a circuit, and method for the machine-aided testing of such a circuit | |
US4023142A (en) | Common diagnostic bus for computer systems to enable testing concurrently with normal system operation | |
US5418976A (en) | Processing system having a storage set with data designating operation state from operation states in instruction memory set with application specific block | |
US4399516A (en) | Stored-program control machine | |
JPH0374796B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0332816B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4422141A (en) | Microprocessor architecture for improved chip testability | |
JP2816146B2 (ja) | 回路動作テスト装置 | |
US4524417A (en) | Timing signal controlled information processing system | |
US5610927A (en) | Integrated circuit control | |
GB2279783A (en) | Processor having test circuit. | |
JPH0672911B2 (ja) | システムlsi | |
US5339320A (en) | Architecture of circuitry for generating test mode signals | |
JPS6236318B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US5831991A (en) | Methods and apparatus for electrically verifying a functional unit contained within an integrated cirucuit | |
EP0288774B1 (en) | High density, high performance register file circuit | |
USRE32858E (en) | Stored-program control machine | |
EP0157036A2 (en) | Serial chip scan | |
JPS6161428B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0289300A (ja) | 半導体メモリ素子 | |
JPS6258025B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
KR920004406B1 (ko) | 듀얼포트램의 악세스 제어회로 | |
JP2637276B2 (ja) | トレーサ | |
JPH05334116A (ja) | デバッグ制御方式 |