JPS59119595A - Ram内蔵論理lsi - Google Patents

Ram内蔵論理lsi

Info

Publication number
JPS59119595A
JPS59119595A JP57226844A JP22684482A JPS59119595A JP S59119595 A JPS59119595 A JP S59119595A JP 57226844 A JP57226844 A JP 57226844A JP 22684482 A JP22684482 A JP 22684482A JP S59119595 A JPS59119595 A JP S59119595A
Authority
JP
Japan
Prior art keywords
ram
data
register
test
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57226844A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6236318B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Tsutomu Sumimoto
勉 住本
Akira Ishiyama
明 石山
Yoshio Kamijo
上條 芳雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57226844A priority Critical patent/JPS59119595A/ja
Publication of JPS59119595A publication Critical patent/JPS59119595A/ja
Publication of JPS6236318B2 publication Critical patent/JPS6236318B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP57226844A 1982-12-27 1982-12-27 Ram内蔵論理lsi Granted JPS59119595A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57226844A JPS59119595A (ja) 1982-12-27 1982-12-27 Ram内蔵論理lsi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57226844A JPS59119595A (ja) 1982-12-27 1982-12-27 Ram内蔵論理lsi

Publications (2)

Publication Number Publication Date
JPS59119595A true JPS59119595A (ja) 1984-07-10
JPS6236318B2 JPS6236318B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-08-06

Family

ID=16851450

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57226844A Granted JPS59119595A (ja) 1982-12-27 1982-12-27 Ram内蔵論理lsi

Country Status (1)

Country Link
JP (1) JPS59119595A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5467358A (en) * 1991-09-10 1995-11-14 Sgs-Thomson Microelectronics, S.R.L. Process for checking the memories of a programmed microcomputer by means of a micro-program incorporated in the microcomputer itself

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5467358A (en) * 1991-09-10 1995-11-14 Sgs-Thomson Microelectronics, S.R.L. Process for checking the memories of a programmed microcomputer by means of a micro-program incorporated in the microcomputer itself

Also Published As

Publication number Publication date
JPS6236318B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-08-06

Similar Documents

Publication Publication Date Title
US7168005B2 (en) Programable multi-port memory BIST with compact microcode
US5088027A (en) Single-chip microcomputer
US5418976A (en) Processing system having a storage set with data designating operation state from operation states in instruction memory set with application specific block
KR100488232B1 (ko) 집적 dma 제어기를 이용한 집적 메모리 테스트 방법
US5809039A (en) Semiconductor integrated circuit device with diagnosis function
EP0070863A1 (en) MEMORY PROGRAM CONTROL MACHINE.
EP0408353B1 (en) Semiconductor integrated circuit
US5515530A (en) Method and apparatus for asynchronous, bi-directional communication between first and second logic elements having a fixed priority arbitrator
JPH0743429A (ja) 物理アドレス変換回路
EP0230668B1 (en) Arithmetic logic circuit
US4524417A (en) Timing signal controlled information processing system
JPH0750450B2 (ja) 冗長メモリアレイ
US5132973A (en) Testable embedded RAM arrays for bus transaction buffering
JPH0672911B2 (ja) システムlsi
US4752907A (en) Integrated circuit scanning apparatus having scanning data lines for connecting selected data locations to an I/O terminal
US5339320A (en) Architecture of circuitry for generating test mode signals
US6463562B1 (en) Semiconductor device including macros and its testing method
JPS59119595A (ja) Ram内蔵論理lsi
US4766593A (en) Monolithically integrated testable registers that cannot be directly addressed
KR100538286B1 (ko) 사용자 정의 메모리 내장형 자체 시험 회로의 자동 생성방법
US5179678A (en) Address/control signal input circuit for a cache controller which clamps the address/control signals to predetermined logic level clamp signal is received
US4980890A (en) Semiconductor integrated circuit
EP0157036A2 (en) Serial chip scan
JP2984628B2 (ja) マイクロコンピュータ
JPS6230453B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)