IT1251565B - Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore. - Google Patents

Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore.

Info

Publication number
IT1251565B
IT1251565B ITMI912385A ITMI912385A IT1251565B IT 1251565 B IT1251565 B IT 1251565B IT MI912385 A ITMI912385 A IT MI912385A IT MI912385 A ITMI912385 A IT MI912385A IT 1251565 B IT1251565 B IT 1251565B
Authority
IT
Italy
Prior art keywords
microcalculator
memories
microprogram
programmed
procedure
Prior art date
Application number
ITMI912385A
Other languages
English (en)
Inventor
Flavio Scarra
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to ITMI912385A priority Critical patent/IT1251565B/it
Publication of ITMI912385A0 publication Critical patent/ITMI912385A0/it
Priority to JP22385192A priority patent/JP3184998B2/ja
Priority to EP92202654A priority patent/EP0532087B1/en
Priority to DE69220740T priority patent/DE69220740T2/de
Priority to US07/943,186 priority patent/US5467358A/en
Publication of ITMI912385A1 publication Critical patent/ITMI912385A1/it
Application granted granted Critical
Publication of IT1251565B publication Critical patent/IT1251565B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/20—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits using counters or linear-feedback shift registers [LFSR]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14—Implementation of control logic, e.g. test mode decoders
    • G11C29/16—Implementation of control logic, e.g. test mode decoders using microprogrammed units, e.g. state machines

Landscapes

  • Debugging And Monitoring (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Read Only Memory (AREA)

Abstract

L'invenzione riguarda un procedimento di verifica, lettura o scrittura, di memorie (12-15) di un microcalcolatore programmato (10), comprendente sostanzialmente i passi di:selezionare un prescelto spazio logico di una memoria da verificare,attivare l'indirizzamento di microistruzioni di un adatto microprogramma relativo ad una prescelta procedura di verifica, per comandarne l'esecuzione mediante un prestabilito numero di colpi di clock,ripetere iterattivamente, secondo una sequenza incrementale, l'esecuzione delle suddette microistruzioni del microprogramma.
ITMI912385A 1991-09-10 1991-09-10 Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore. IT1251565B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ITMI912385A IT1251565B (it) 1991-09-10 1991-09-10 Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore.
JP22385192A JP3184998B2 (ja) 1991-09-10 1992-08-24 マイクロコンピュータ自体に組込まれたマイクロプログラムによってプログラム化マイクロコンピュータのメモリをチェックするプロセス
EP92202654A EP0532087B1 (en) 1991-09-10 1992-09-02 Process for checking the memories of a programmed micro-computer, by means of a micro-programme incorporated in the micro-computer itself
DE69220740T DE69220740T2 (de) 1991-09-10 1992-09-02 Verfahren zum Prüfen von Speichern eines programmierten Mikrorechners mittels eines im besagten Mikrorechner eingebauten Mikroprogramms
US07/943,186 US5467358A (en) 1991-09-10 1992-09-10 Process for checking the memories of a programmed microcomputer by means of a micro-program incorporated in the microcomputer itself

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI912385A IT1251565B (it) 1991-09-10 1991-09-10 Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore.

Publications (3)

Publication Number Publication Date
ITMI912385A0 ITMI912385A0 (it) 1991-09-10
ITMI912385A1 ITMI912385A1 (it) 1993-03-10
IT1251565B true IT1251565B (it) 1995-05-17

Family

ID=11360634

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI912385A IT1251565B (it) 1991-09-10 1991-09-10 Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore.

Country Status (5)

Country Link
US (1) US5467358A (it)
EP (1) EP0532087B1 (it)
JP (1) JP3184998B2 (it)
DE (1) DE69220740T2 (it)
IT (1) IT1251565B (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5883844A (en) * 1997-05-23 1999-03-16 Stmicroelectronics, Inc. Method of stress testing integrated circuit having memory and integrated circuit having stress tester for memory thereof
CA2345605A1 (en) * 2001-04-30 2002-10-30 Robert A. Abbott Method of testing embedded memory array and embedded memory controller for use therewith
US7367016B2 (en) * 2003-07-14 2008-04-29 Sun Microsystems, Inc. Method and system for expressing the algorithms for the manipulation of hardware state using an abstract language
US7389455B2 (en) * 2005-05-16 2008-06-17 Texas Instruments Incorporated Register file initialization to prevent unknown outputs during test

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57176600A (en) * 1981-04-23 1982-10-29 Mitsubishi Electric Corp One chip microcomputer
JPS59119595A (ja) * 1982-12-27 1984-07-10 Hitachi Ltd Ｒａｍ内蔵論理ｌｓｉ
US4744049A (en) * 1984-10-15 1988-05-10 Motorola, Inc. Microcode testing of a cache in a data processor
US4878174A (en) * 1987-11-03 1989-10-31 Lsi Logic Corporation Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions
JPH0719215B2 (ja) * 1989-06-01 1995-03-06 三菱電機株式会社 マイクロプロセッサ
US5153882A (en) * 1990-03-29 1992-10-06 National Semiconductor Corporation Serial scan diagnostics apparatus and method for a memory device
US5224101A (en) * 1990-05-16 1993-06-29 The United States Of America As Represented By The Secretary Of The Air Force Micro-coded built-in self-test apparatus for a memory array
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method

Also Published As

Publication number Publication date
EP0532087B1 (en) 1997-07-09
JPH05324383A (ja) 1993-12-07
US5467358A (en) 1995-11-14
DE69220740T2 (de) 1998-01-02
DE69220740D1 (de) 1997-08-14
ITMI912385A0 (it) 1991-09-10
EP0532087A3 (en) 1993-10-20
ITMI912385A1 (it) 1993-03-10
JP3184998B2 (ja) 2001-07-09
EP0532087A2 (en) 1993-03-17

Similar Documents

Publication Publication Date Title
DE69029479D1 (de) Hochleistungsspeichersystem
US8015473B2 (en) Method, system, and apparatus for ECC protection of small data structures
KR100669352B1 (ko) 카피 백 프로그램 동작 동안에 에러 검출 및 데이터 리로딩동작을 수행할 수 있는 낸드 플래시 메모리 장치
ITMI930783A1 (it) Metodo ed insieme di circuiti per il precondizionamento di righe cortocircuitate in una memoria a semiconduttori non volatile comprendente ridondanza di righe
DE3684788D1 (de) Fehlerkorrektur fuer paket-fehler-korrektur-code.
IT1261411B (it) Metodo e circuiteria per l'uso di memorie aventi locazioni difettose erelativa apparecchiatura di produzione.
IT1267996B1 (it) Analizzatore di ridondanza per tester di memorie automatico.
TW200501167A (en) Systems and methods for providing error correction code testing functionality
DE60130593D1 (de) Flash-Speicherarchitektur mit gleichzeitig programmierbaren mehrfachen hostfähigen Flash-Speicherbanken
BR8302453A (pt) Sistema para operar seletivamente,sistema para garantir a integridade de uma memoria carregada,sistema de jogo,processo para controlar o modo operavel de um sistema, processo para criar uma memoria que possui conteudo de dados cifrados verificaveis, processo para verificar a integridade de uma memoria e processo para seletivamente ativar um sistema
BR8906348A (pt) Componente de sistema de computador pessoal,cartao de caracteristicas,processo para incializar e enderecar uma memoria de leitura somente e processo para localizacao de codigo de leitura somente residente em cartao de caracteristicas no espaco de memoria de leitura somente
JPS57502025A (it)
ES2036223T3 (es) Memorias y la comprobacion de las mismas.
CN113254258A (zh) 用于错误校正的设备、系统及方法
IT1251565B (it) Procedimento di verifica delle memorie di un microcalcolatore programmato, mediante un microprogramma incorporato nello stesso microcalcolatore.
DK479085D0 (da) Arkitektur til fordelt styrelager
CN113220602A (zh) 一种闪存器的数据写入方法及闪存器
KR100236523B1 (ko) 에스디램 초기화와 파워온 구조 및 방법
FR2664114B1 (it)
DE59106823D1 (de) Unbalance-Ausgleichsvorrichtung für eine Waffe, insbesondere eine grosskalibrige Waffe mit langem Rohr.
DE60004057D1 (de) Fehlerkorrekturschaltung und verfahren in einer speichereinrichtung
SE7702208L (sv) Anordning hos en programminnesstyrd telekommunikationsanleggning
ES2088411T3 (es) Disposicion de circuito para verificar datos almacenados en una memoria de acceso aleatorio.
JPS56127248A (en) Operation controller
JPS5532110A (en) Check circuit for error correcting circuit

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970929