JPS6235193B2 - - Google Patents
Info
- Publication number
- JPS6235193B2 JPS6235193B2 JP59098722A JP9872284A JPS6235193B2 JP S6235193 B2 JPS6235193 B2 JP S6235193B2 JP 59098722 A JP59098722 A JP 59098722A JP 9872284 A JP9872284 A JP 9872284A JP S6235193 B2 JPS6235193 B2 JP S6235193B2
- Authority
- JP
- Japan
- Prior art keywords
- data lines
- data line
- sense amplifier
- lines
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 64
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59098722A JPS59229791A (ja) | 1984-05-18 | 1984-05-18 | メモリ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59098722A JPS59229791A (ja) | 1984-05-18 | 1984-05-18 | メモリ装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54165574A Division JPS5942399B2 (ja) | 1979-12-21 | 1979-12-21 | メモリ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59229791A JPS59229791A (ja) | 1984-12-24 |
JPS6235193B2 true JPS6235193B2 (fr) | 1987-07-31 |
Family
ID=14227408
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59098722A Granted JPS59229791A (ja) | 1984-05-18 | 1984-05-18 | メモリ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59229791A (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02146180A (ja) * | 1988-11-28 | 1990-06-05 | Nec Corp | 半導体メモリ装置 |
-
1984
- 1984-05-18 JP JP59098722A patent/JPS59229791A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59229791A (ja) | 1984-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4367540A (en) | Dynamic memory with an interchangeable pair of data lines and sense amplifiers | |
JP4754050B2 (ja) | 1対のセルにデータを記憶するdram | |
US5241503A (en) | Dynamic random access memory with improved page-mode performance and method therefor having isolator between memory cells and sense amplifiers | |
JPH0527194B2 (fr) | ||
JP3101298B2 (ja) | 半導体メモリ装置 | |
JPH0447584A (ja) | 半導体メモリ | |
US20120063241A1 (en) | Semiconductor device and control method thereof | |
US6400629B1 (en) | System and method for early write to memory by holding bitline at fixed potential | |
JP3112021B2 (ja) | 半導体メモリ | |
US5719814A (en) | Semiconductor memory device capable of storing high potential level of data | |
JPH06302189A (ja) | 半導体記憶装置 | |
US5323345A (en) | Semiconductor memory device having read/write circuitry | |
US5227697A (en) | Dynamic type semiconductor memory | |
US4054865A (en) | Sense latch circuit for a bisectional memory array | |
JP2795074B2 (ja) | ダイナミックram | |
US4680734A (en) | Semiconductor memory device | |
JP3178946B2 (ja) | 半導体記憶装置及びその駆動方法 | |
US6330202B1 (en) | Semiconductor memory device having write data line | |
EP0166642A2 (fr) | Dispositif semi-conducteur divisé en blocs avec lignes de bit divisées | |
US5894440A (en) | Semiconductor memory device and data transferring structure and method therein | |
JPS6235193B2 (fr) | ||
JP2712175B2 (ja) | 半導体記憶装置 | |
JPH041434B2 (fr) | ||
JPH0787035B2 (ja) | 半導体記億装置 | |
JP2008103055A (ja) | メモリ |