JPS623453B2 - - Google Patents

Info

Publication number
JPS623453B2
JPS623453B2 JP56151437A JP15143781A JPS623453B2 JP S623453 B2 JPS623453 B2 JP S623453B2 JP 56151437 A JP56151437 A JP 56151437A JP 15143781 A JP15143781 A JP 15143781A JP S623453 B2 JPS623453 B2 JP S623453B2
Authority
JP
Japan
Prior art keywords
clock
pulse
stop
circuit
stop pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56151437A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5854419A (ja
Inventor
Teruo Aizawa
Minoru Etsuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56151437A priority Critical patent/JPS5854419A/ja
Publication of JPS5854419A publication Critical patent/JPS5854419A/ja
Publication of JPS623453B2 publication Critical patent/JPS623453B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP56151437A 1981-09-26 1981-09-26 クロックストップパルス調整方式 Granted JPS5854419A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56151437A JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56151437A JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Publications (2)

Publication Number Publication Date
JPS5854419A JPS5854419A (ja) 1983-03-31
JPS623453B2 true JPS623453B2 (enExample) 1987-01-24

Family

ID=15518585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56151437A Granted JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Country Status (1)

Country Link
JP (1) JPS5854419A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03256854A (ja) * 1990-03-06 1991-11-15 Hoou Kk 食品容器の梱包方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6068419A (ja) * 1983-09-24 1985-04-19 Fujitsu Ltd システムクロツク調整方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03256854A (ja) * 1990-03-06 1991-11-15 Hoou Kk 食品容器の梱包方法

Also Published As

Publication number Publication date
JPS5854419A (ja) 1983-03-31

Similar Documents

Publication Publication Date Title
US4835728A (en) Deterministic clock control apparatus for a data processing system
US4021784A (en) Clock synchronization system
EP0081961A3 (en) Synchronous data bus system with automatically variable data rate
US5117443A (en) Method and apparatus for operating at fractional speeds in synchronous systems
DE59104724D1 (de) Einrichtung zur funktionsüberwachung externer synchronisations-baugruppen in einem mehrrechnersystem.
US4703452A (en) Interrupt synchronizing circuit
JPS623453B2 (enExample)
EP1163569A4 (en) METHOD AND CIRCUIT TO RECEIVE DATA CLOCKED AT TWO ENDS
TW430803B (en) Clock synchronous memory
US4736336A (en) Asynchronous demand selector with multi-tape delay line
KR100454780B1 (ko) 패러랠 종단 버스 시스템
JPS6250034B2 (enExample)
US6128312A (en) Clock supply system
JPS5588148A (en) Test system of input-output control system
JPH0314877Y2 (enExample)
JPS59176863A (ja) タイマ同期化方式
JPS5757330A (en) Data transfer system by connection of bus
JPS5450247A (en) Interrupt control system
JPS60160465A (ja) マルチインタラプト装置
JPS6033654A (ja) マイクロプロセツサ間デ−タ転送方式
SU1175020A1 (ru) Устройство регулируемой задержки
JPS5924363A (ja) 複数マイクロコンピユ−タのバス共通接続方式
SU982187A1 (ru) Мажоритарно-резервированное устройство
JPS6020225A (ja) タイミング同期制御装置
JPS5616393A (en) Return signal forming method for remote control device