JPS6234183B2 - - Google Patents

Info

Publication number
JPS6234183B2
JPS6234183B2 JP55052475A JP5247580A JPS6234183B2 JP S6234183 B2 JPS6234183 B2 JP S6234183B2 JP 55052475 A JP55052475 A JP 55052475A JP 5247580 A JP5247580 A JP 5247580A JP S6234183 B2 JPS6234183 B2 JP S6234183B2
Authority
JP
Japan
Prior art keywords
array
clock
logic
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55052475A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56149120A (en
Inventor
Hiroshi Mayumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5247580A priority Critical patent/JPS56149120A/ja
Publication of JPS56149120A publication Critical patent/JPS56149120A/ja
Publication of JPS6234183B2 publication Critical patent/JPS6234183B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
JP5247580A 1980-04-21 1980-04-21 Programmable logical array Granted JPS56149120A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5247580A JPS56149120A (en) 1980-04-21 1980-04-21 Programmable logical array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5247580A JPS56149120A (en) 1980-04-21 1980-04-21 Programmable logical array

Publications (2)

Publication Number Publication Date
JPS56149120A JPS56149120A (en) 1981-11-18
JPS6234183B2 true JPS6234183B2 (enrdf_load_stackoverflow) 1987-07-24

Family

ID=12915740

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5247580A Granted JPS56149120A (en) 1980-04-21 1980-04-21 Programmable logical array

Country Status (1)

Country Link
JP (1) JPS56149120A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS56149120A (en) 1981-11-18

Similar Documents

Publication Publication Date Title
US5302866A (en) Input circuit block and method for PLDs with register clock enable selection
US20020175704A1 (en) Double data rate flip-flop
JP2963936B2 (ja) 論理回路およびその動作方法
JPS60500038A (ja) プログラム・ロジツク・アレイ
JP3535855B2 (ja) スキャンフリップフロップ及び半導体集積回路装置
EP0924859A1 (en) Self-clocked logic circuit and methodology
JPH04232699A (ja) 遅延試験能力を有する走査可能なレジスタ
US5892373A (en) Distributed gated clock driver
US6249149B1 (en) Apparatus and method for centralized generation of an enabled clock signal for a logic array block of a programmable logic device
US5140180A (en) High speed cmos flip-flop employing clocked tristate inverters
JPH0528289A (ja) レジスタ制御回路
JPH0645879A (ja) フリップフロップ
JPS6234183B2 (enrdf_load_stackoverflow)
US5670896A (en) High speed product term assignment for output enable, clock, inversion and set/reset in a programmable logic device
US5087839A (en) Method of providing flexibility and alterability in VLSI gate array chips
JPH04369920A (ja) 入力選択機能付きラッチ回路
JPH0193928A (ja) ダイナミック方式プログラマブルロジックアレイ
JPH11108995A (ja) 関数クロック発生回路およびそれを用いたシフトレジスタ回路
JP2797355B2 (ja) Ｄ形フリップフロップ回路
JP2625355B2 (ja) 順序回路の論理検証方法
JPH0582905B2 (enrdf_load_stackoverflow)
JP2943857B2 (ja) クロック分配方式
JPH07135449A (ja) フリップフロップ回路
JP3236235B2 (ja) トグルフリップフロップ
JP2964799B2 (ja) 半導体集積回路