JPS6232518B2 - - Google Patents
Info
- Publication number
- JPS6232518B2 JPS6232518B2 JP57179843A JP17984382A JPS6232518B2 JP S6232518 B2 JPS6232518 B2 JP S6232518B2 JP 57179843 A JP57179843 A JP 57179843A JP 17984382 A JP17984382 A JP 17984382A JP S6232518 B2 JPS6232518 B2 JP S6232518B2
- Authority
- JP
- Japan
- Prior art keywords
- unit
- units
- buffer area
- buffer
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System (AREA)
- Information Transfer Systems (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Communication Control (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57179843A JPS5969826A (ja) | 1982-10-15 | 1982-10-15 | バツフア制御方式 |
| KR1019830004754A KR880002099B1 (ko) | 1982-10-15 | 1983-10-07 | 메모리의 제어방식 |
| US07/016,519 US4780815A (en) | 1982-10-15 | 1987-02-17 | Memory control method and apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57179843A JPS5969826A (ja) | 1982-10-15 | 1982-10-15 | バツフア制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5969826A JPS5969826A (ja) | 1984-04-20 |
| JPS6232518B2 true JPS6232518B2 (enExample) | 1987-07-15 |
Family
ID=16072866
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57179843A Granted JPS5969826A (ja) | 1982-10-15 | 1982-10-15 | バツフア制御方式 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US4780815A (enExample) |
| JP (1) | JPS5969826A (enExample) |
| KR (1) | KR880002099B1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11052540B2 (en) | 2009-11-06 | 2021-07-06 | Irobot Corporation | Methods and systems for complete coverage of a surface by an autonomous robot |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5179662A (en) * | 1989-08-31 | 1993-01-12 | International Business Machines Corporation | Optimized i/o buffers having the ability to increase or decrease in size to meet system requirements |
| JP3110035B2 (ja) * | 1990-06-07 | 2000-11-20 | 株式会社東芝 | 携帯可能電子装置 |
| JPH05233426A (ja) * | 1992-02-20 | 1993-09-10 | Fujitsu Ltd | フラッシュ・メモリ使用方法 |
| JP2957354B2 (ja) * | 1992-05-13 | 1999-10-04 | 三菱電機株式会社 | 信号転送方法 |
| GB2271202B (en) * | 1992-10-01 | 1995-12-13 | Digital Equipment Int | Dynamic non-coherent cache memory resizing mechanism |
| US5916309A (en) * | 1997-05-12 | 1999-06-29 | Lexmark International Inc. | System for dynamically determining the size and number of communication buffers based on communication parameters at the beginning of the reception of message |
| US6046817A (en) * | 1997-05-12 | 2000-04-04 | Lexmark International, Inc. | Method and apparatus for dynamic buffering of input/output ports used for receiving and transmitting print data at a printer |
| US6031624A (en) * | 1997-09-08 | 2000-02-29 | Lexmark International, Inc. | Method and apparatus for adaptive data buffering in a parallelized printing system |
| US6088777A (en) * | 1997-11-12 | 2000-07-11 | Ericsson Messaging Systems, Inc. | Memory system and method for dynamically allocating a memory divided into plural classes with different block sizes to store variable length messages |
| US6615243B1 (en) * | 1999-04-01 | 2003-09-02 | Thomson Licensing S.A. | System and method for programming and transmitting macros for controlling audio/video devices |
| KR20010027606A (ko) * | 1999-09-14 | 2001-04-06 | 구자홍 | 디스크 기록매체의 데이터 전송장치 및 방법 |
| US7809806B1 (en) | 2001-08-02 | 2010-10-05 | Cisco Technology, Inc. | Neighbor discovery using address registration protocol over ELMI |
| US6681309B2 (en) * | 2002-01-25 | 2004-01-20 | Hewlett-Packard Development Company, L.P. | Method and apparatus for measuring and optimizing spatial segmentation of electronic storage workloads |
| US6996676B2 (en) * | 2002-11-14 | 2006-02-07 | International Business Machines Corporation | System and method for implementing an adaptive replacement cache policy |
| US20060275895A1 (en) * | 2003-06-27 | 2006-12-07 | Bio-Circuit | Biogas producing facility with anaerobic hydrolysis |
| DK1794979T3 (en) | 2004-09-10 | 2017-07-24 | Cavium Inc | Selective copying of data structure |
| US7594081B2 (en) | 2004-09-10 | 2009-09-22 | Cavium Networks, Inc. | Direct access to low-latency memory |
| US7941585B2 (en) | 2004-09-10 | 2011-05-10 | Cavium Networks, Inc. | Local scratchpad and data caching system |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4435752A (en) * | 1973-11-07 | 1984-03-06 | Texas Instruments Incorporated | Allocation of rotating memory device storage locations |
| CH604322A5 (enExample) * | 1975-02-10 | 1978-09-15 | Siemens Ag | |
| US4393501A (en) * | 1981-02-26 | 1983-07-12 | General Electric Company | Line protocol for communication system |
| US4520453A (en) * | 1982-11-01 | 1985-05-28 | Ampex Corporation | Address transformation system having an address shuffler |
-
1982
- 1982-10-15 JP JP57179843A patent/JPS5969826A/ja active Granted
-
1983
- 1983-10-07 KR KR1019830004754A patent/KR880002099B1/ko not_active Expired
-
1987
- 1987-02-17 US US07/016,519 patent/US4780815A/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11052540B2 (en) | 2009-11-06 | 2021-07-06 | Irobot Corporation | Methods and systems for complete coverage of a surface by an autonomous robot |
Also Published As
| Publication number | Publication date |
|---|---|
| KR840007286A (ko) | 1984-12-06 |
| US4780815A (en) | 1988-10-25 |
| JPS5969826A (ja) | 1984-04-20 |
| KR880002099B1 (ko) | 1988-10-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6232518B2 (enExample) | ||
| EP0625753B1 (en) | Dynamically programmable bus arbiter with provisions for historical feedback | |
| KR940002088B1 (ko) | 데이타 항목 전송 방법 및 장치 | |
| JPH02227763A (ja) | データ転送制御システム | |
| EP0407087A2 (en) | Memory subsystem input queue | |
| JPH0644245B2 (ja) | ストアバッファ装置 | |
| US3771142A (en) | Digital data storage system | |
| JPH04314163A (ja) | バッファ管理方式 | |
| US6820186B2 (en) | System and method for building packets | |
| EP0261947A1 (en) | Computer system | |
| GB2398406A (en) | DMA with variable bit shifter | |
| JPH0512125A (ja) | アドレス変換方式 | |
| JPH05282242A (ja) | バス制御方式 | |
| JPH01173241A (ja) | キャッシュメモリ装置 | |
| JP3238390B2 (ja) | バッファ記憶装置 | |
| JP3036809B2 (ja) | マイクロコンピュータにおけるバッファ管理方式 | |
| KR900005554B1 (ko) | 데이타 조작에 의한 메모리 공간확장 방법 | |
| JPH0833869B2 (ja) | データ処理装置 | |
| JP3198853B2 (ja) | 受信データ処理方法 | |
| US7099345B2 (en) | Method and system for buffering a data packet for transmission to a network | |
| JPH04266140A (ja) | アドレス変換バッファ装置 | |
| JPH0981503A (ja) | データ転送システムおよびデータ転送方法 | |
| JPS63108448A (ja) | 入出力要求制御方式 | |
| CN120068752A (zh) | 一种仿真激励的生成方法、装置、电子设备及存储介质 | |
| CN113312352A (zh) | 数据存储方法、装置、微控制单元和存储介质 |