JPS6232502B2 - - Google Patents

Info

Publication number
JPS6232502B2
JPS6232502B2 JP57114423A JP11442382A JPS6232502B2 JP S6232502 B2 JPS6232502 B2 JP S6232502B2 JP 57114423 A JP57114423 A JP 57114423A JP 11442382 A JP11442382 A JP 11442382A JP S6232502 B2 JPS6232502 B2 JP S6232502B2
Authority
JP
Japan
Prior art keywords
instruction
machine language
dummy time
dummy
micro
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57114423A
Other languages
English (en)
Japanese (ja)
Other versions
JPS595354A (ja
Inventor
Hideyuki Saso
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57114423A priority Critical patent/JPS595354A/ja
Publication of JPS595354A publication Critical patent/JPS595354A/ja
Publication of JPS6232502B2 publication Critical patent/JPS6232502B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
JP57114423A 1982-06-30 1982-06-30 デ−タ処理装置 Granted JPS595354A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114423A JPS595354A (ja) 1982-06-30 1982-06-30 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114423A JPS595354A (ja) 1982-06-30 1982-06-30 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS595354A JPS595354A (ja) 1984-01-12
JPS6232502B2 true JPS6232502B2 (enExample) 1987-07-15

Family

ID=14637338

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114423A Granted JPS595354A (ja) 1982-06-30 1982-06-30 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS595354A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11207034A (ja) * 1997-11-20 1999-08-03 Nintendo Co Ltd 異なる種類のゲーム機間でバックアップデータを利用して プレイ可能なゲームシステム
GB2403572B (en) 2002-12-12 2005-11-09 Advanced Risc Mach Ltd Instruction timing control within a data processing system
JP2015135538A (ja) * 2014-01-16 2015-07-27 三菱電機株式会社 プロセッサ

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5631141A (en) * 1979-08-22 1981-03-28 Nec Corp Information processor

Also Published As

Publication number Publication date
JPS595354A (ja) 1984-01-12

Similar Documents

Publication Publication Date Title
EP0297893A2 (en) Apparatus and method for recovering from page faults in vector data processing operations
JPS6217252B2 (enExample)
JPH0228173B2 (enExample)
JPH0348537B2 (enExample)
JPH0348536B2 (enExample)
JPS6232502B2 (enExample)
JPS62226231A (ja) プロセツサ
CA1302580C (en) Apparatus and method for using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system
JPH0754467B2 (ja) データ処理装置
EP0307448A1 (en) DEVICE AND METHOD FOR SYNCHRONIZING ARITHMETIC EXCEPTIONS IN PARALLEL PIPELINE VERSION UNITS.
JPH0377137A (ja) 情報処理装置
JPH01297727A (ja) 浮動小数点演算の正規化制御方式
JPS59123936A (ja) 移動制御方式
JPH06324861A (ja) Ｃｐｕ制御システム及び制御方法
JPH0754470B2 (ja) 仮想計算機システムの制御方法
JP3743155B2 (ja) パイプライン制御型計算機
JPS6116111B2 (enExample)
JPS6042983B2 (ja) 命令制御方式
JPS6116114B2 (enExample)
JPS62147545A (ja) 情報処理装置における転送命令処理方式
JPH0281129A (ja) 情報処理装置の制御方法
JPH0234058B2 (enExample)
JPS6028014B2 (ja) マイクロプロセツサ
JPH05241828A (ja) 命令処理装置
JPH028330B2 (enExample)