JPS6230501B2 - - Google Patents

Info

Publication number
JPS6230501B2
JPS6230501B2 JP54145654A JP14565479A JPS6230501B2 JP S6230501 B2 JPS6230501 B2 JP S6230501B2 JP 54145654 A JP54145654 A JP 54145654A JP 14565479 A JP14565479 A JP 14565479A JP S6230501 B2 JPS6230501 B2 JP S6230501B2
Authority
JP
Japan
Prior art keywords
integrated circuit
signal line
substrate
pattern
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54145654A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5669896A (en
Inventor
Katsuhiko Yabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP14565479A priority Critical patent/JPS5669896A/ja
Publication of JPS5669896A publication Critical patent/JPS5669896A/ja
Publication of JPS6230501B2 publication Critical patent/JPS6230501B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate

Landscapes

  • Cooling Or The Like Of Electrical Apparatus (AREA)
  • Combinations Of Printed Boards (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP14565479A 1979-11-09 1979-11-09 High density package structure Granted JPS5669896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14565479A JPS5669896A (en) 1979-11-09 1979-11-09 High density package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14565479A JPS5669896A (en) 1979-11-09 1979-11-09 High density package structure

Publications (2)

Publication Number Publication Date
JPS5669896A JPS5669896A (en) 1981-06-11
JPS6230501B2 true JPS6230501B2 (enrdf_load_stackoverflow) 1987-07-02

Family

ID=15390005

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14565479A Granted JPS5669896A (en) 1979-11-09 1979-11-09 High density package structure

Country Status (1)

Country Link
JP (1) JPS5669896A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000151114A (ja) * 1998-11-11 2000-05-30 Sony Corp 多層基板及びその製造方法

Also Published As

Publication number Publication date
JPS5669896A (en) 1981-06-11

Similar Documents

Publication Publication Date Title
US5586007A (en) Circuit board having improved thermal radiation
KR100281813B1 (ko) 열및전기적으로개선된볼그리드패키지
JPS6249989B2 (enrdf_load_stackoverflow)
JPH01233795A (ja) 混成集績回路
EP0817266B1 (en) Mounting structure for an integrated circuit
JPS6158297A (ja) 多層印刷配線板
US6101098A (en) Structure and method for mounting an electric part
JP2812014B2 (ja) 半導体装置
JPS6230501B2 (enrdf_load_stackoverflow)
JP2973646B2 (ja) ベアチップｌｓｉの実装構造
JP2504486B2 (ja) 混成集積回路構造
JPS6230502B2 (enrdf_load_stackoverflow)
JPH02155288A (ja) プリント配線基板
JPH0215700A (ja) 印刷配線板
JP3259217B2 (ja) ノイズ低減パッケージ
JPH0555719A (ja) 回路基板装置
JP3062102B2 (ja) 放熱板付きプリント基板
JP2538636B2 (ja) 半導体装置
JP2771575B2 (ja) 混成集積回路
JPH0627956Y2 (ja) 電子回路モジュール
JP2626785B2 (ja) 電子部品搭載用基板
JPS6214717Y2 (enrdf_load_stackoverflow)
JPH0462479B2 (enrdf_load_stackoverflow)
JP2919010B2 (ja) 半導体集積回路実装構造
JP2916628B2 (ja) サーモカプラ