JPS6230292U - - Google Patents
Info
- Publication number
- JPS6230292U JPS6230292U JP12227985U JP12227985U JPS6230292U JP S6230292 U JPS6230292 U JP S6230292U JP 12227985 U JP12227985 U JP 12227985U JP 12227985 U JP12227985 U JP 12227985U JP S6230292 U JPS6230292 U JP S6230292U
- Authority
- JP
- Japan
- Prior art keywords
- character generator
- display circuit
- image data
- data display
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000013256 coordination polymer Substances 0.000 claims 1
- 230000011514 reflex Effects 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Image Generation (AREA)
- Time-Division Multiplex Systems (AREA)
Description
図は本考案の画像データ表示回路の要部ブロツ
ク回路図である。
１……リフレツシユメモリ、２……キヤラクタ
ジエネレータ、３……セレクタスイツチ、４……
ラツチ回路、５……データ変換回路、６……フラ
グメモリ、７……バスライン、８……ゲート回路
。
The figure is a block circuit diagram of the main parts of the image data display circuit of the present invention. 1... Refresh memory, 2... Character generator, 3... Selector switch, 4...
latch circuit, 5... data conversion circuit, 6... flag memory, 7... bus line, 8... gate circuit.
Claims (1)
とを備えた画像データ表示回路において、ＣＲＴ
コントローラからアクセスするときはキヤラクタ
ジエネレータに対するアドレスデータを、又ＣＰ
Ｕからアクセスするときはキヤラクタジエネレー
タに対する画像パターンデータを夫々記憶するラ
ツチ回路を具備したことを特徴とする画像データ
表示回路。 In an image data display circuit equipped with a reflex memory and a character generator, a CRT
When accessing from the controller, the address data for the character generator and the CP
An image data display circuit comprising a latch circuit for storing image pattern data for each character generator when accessed from the U.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12227985U JPS6230292U (en) | 1985-08-09 | 1985-08-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12227985U JPS6230292U (en) | 1985-08-09 | 1985-08-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6230292U true JPS6230292U (en) | 1987-02-23 |
Family
ID=31012318
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12227985U Pending JPS6230292U (en) | 1985-08-09 | 1985-08-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6230292U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0234083U (en) * | 1988-08-30 | 1990-03-05 | ||
| JPH07201396A (en) * | 1993-12-28 | 1995-08-04 | Yazaki Corp | Reverse-insertion preventive connector |
-
1985
- 1985-08-09 JP JP12227985U patent/JPS6230292U/ja active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0234083U (en) * | 1988-08-30 | 1990-03-05 | ||
| JPH0528691Y2 (en) * | 1988-08-30 | 1993-07-23 | ||
| JPH07201396A (en) * | 1993-12-28 | 1995-08-04 | Yazaki Corp | Reverse-insertion preventive connector |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPS6230292U (en) | ||
| JPS63179547U (en) | ||
| JPH02116344U (en) | ||
| JPS6376889U (en) | ||
| JPS61109490U (en) | ||
| JPS63135461U (en) | ||
| JPS62162756U (en) | ||
| JPH02143641U (en) | ||
| JPS639665U (en) | ||
| JPS6363854U (en) | ||
| JPS58155041U (en) | BUS monitor device | |
| JPS63151051U (en) | ||
| JPS6316350U (en) | ||
| JPH0284955U (en) | ||
| JPS6096057U (en) | Intaglio tampo | |
| JPH0462599U (en) | ||
| JPS5872797U (en) | memory controller | |
| JPS5811793U (en) | graphic display device | |
| JPS63135442U (en) | ||
| JPS62158989U (en) | ||
| JPS6166395U (en) | ||
| JPS6233092U (en) | ||
| JPH02104450U (en) | ||
| JPH0321140U (en) |