JPS62296508A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPS62296508A
JPS62296508A JP14081986A JP14081986A JPS62296508A JP S62296508 A JPS62296508 A JP S62296508A JP 14081986 A JP14081986 A JP 14081986A JP 14081986 A JP14081986 A JP 14081986A JP S62296508 A JPS62296508 A JP S62296508A
Authority
JP
Japan
Prior art keywords
integrated circuit
substrate
laser
scattering
point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14081986A
Other languages
Japanese (ja)
Inventor
Koji Senda
耕司 千田
Masahiro Susa
匡裕 須佐
Yoshimitsu Hiroshima
広島 義光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP14081986A priority Critical patent/JPS62296508A/en
Publication of JPS62296508A publication Critical patent/JPS62296508A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To improve the yield of a semiconductor device by providing an Si scatter preventive strip formed by removing SiO2 and bringing polysilicon into contact with an Si substrate between device regions. CONSTITUTION:If Si is scattered at a point D due to certain reason when a laser 3 is scanned, the Si is continuously scattered after the point D. However, when the laser scanning is introduced to an Si scatter preventive strip 2, since polysilicon 7 is in contact with an Si substrate 5, the heat of a laser light is escaped to the substrate. Thus, the melting state of the Si is suppressed to eliminate the scatter of the Si. After a point E, a stable recrystallization can be achieved. Thus, the yield of an SI integrated circuit can be improved.

Description

【発明の詳細な説明】 3、発明の詳細な説明 産業上の利用分野 本発明は、S OI (Silicon on In5
ulator)構造の半導体集積回路装置に関するもの
である。
Detailed Description of the Invention 3. Detailed Description of the Invention Industrial Field of Application The present invention is directed to SOI (Silicon on In5
The present invention relates to a semiconductor integrated circuit device having an ulator structure.

従来の技術 近年、SOI構造集積回路は、ラッチアップがなく、高
速動作が可能など多くの特長があり、非常に注目を集め
られるように々ってきた。
BACKGROUND OF THE INVENTION In recent years, SOI integrated circuits have attracted much attention because they have many features such as no latch-up and high-speed operation.

以下、図面を参照しながら、上述したような従来のSO
工集積回路のレーザ再結晶化方法について説明する。
Hereinafter, with reference to the drawings, the conventional SO
A method for laser recrystallization of industrial integrated circuits will be explained.

2<− 第3図は、従来のSOI集積回路の平面図を示す。5i
02上に成膜したPo1y −Siを、再結晶化するた
めに、第3図に示すようにレーザ走査10する。
2<- FIG. 3 shows a top view of a conventional SOI integrated circuit. 5i
In order to recrystallize the Po1y-Si film formed on 02, laser scanning 10 is performed as shown in FIG.

発明が解決しようとする問題点 しかしながら、従来の構造では、レーザ再結晶化工程で
レーザ走査中に、何らかの原因で、5102」二の8i
の飛散が一度発生する(例えば第3図の0点)と、それ
以後は、レーザ走査が停まるまでPo1y −Siは再
結晶化されずに、走査した所のSiが飛散してなくなっ
てしまうという問題がある。
Problems to be Solved by the Invention However, in the conventional structure, for some reason during laser scanning in the laser recrystallization process, 5102''28i
Once scattering occurs (for example, point 0 in Figure 3), the Po1y-Si will not be recrystallized until the laser scanning stops, and the Si in the scanned area will scatter and disappear. There is a problem.

レーザ再結晶化工程で、デバイス領域1のSiが飛散し
てなくなると、そこには、SOI )ランジスタは形成
できなくなり、不良集積回路になる。
When the Si in the device region 1 is scattered and lost in the laser recrystallization process, an SOI transistor cannot be formed there, resulting in a defective integrated circuit.

本発明は、」−記入点を鑑み、レーザ再結晶化工程での
81の飛散を防止できる、半導体集積回路装置を提供す
るものである。
In view of the above points, the present invention provides a semiconductor integrated circuit device that can prevent scattering of 81 during the laser recrystallization process.

問題点を解決するだめの手段 上記問題点を解決するために、本発明の半導体集積回路
装置は、デバイス領域の間に、5102を3べ−−− 除去してPo1y −SiとSi基板とを接触させて作
ったSi飛散防止帯を備えている。
Means for Solving the Problems In order to solve the above problems, the semiconductor integrated circuit device of the present invention has three bases of 5102 removed between the device regions to separate the Poly-Si and the Si substrates. Equipped with a Si scattering prevention band made by contact.

作用 この構成により、レーザ再結晶化工程で何らかの原因で
Si飛散が発生しても、レーザ走査が、S1飛散防止帯
にくれば、そこで、S1飛散がとする。
Effect: With this configuration, even if Si scattering occurs for some reason during the laser recrystallization step, the S1 scattering will stop as soon as the laser scan reaches the S1 scattering prevention zone.

そのためそれ以後のレーザ走査は、また安定した再結晶
化が行うことができる。したがって、半導体デバイスの
歩留りは、大きく改善できる。
Therefore, in subsequent laser scanning, stable recrystallization can be performed again. Therefore, the yield of semiconductor devices can be greatly improved.

実施例 以下、本発明の一実施例について、図面を参照しながら
説明する。
EXAMPLE Hereinafter, an example of the present invention will be described with reference to the drawings.

第1図は、本発明の第1の実施例における半導体集積回
路装置の平面図を示す。第2図は、第1図のA、A’間
での断面図を示す。
FIG. 1 shows a plan view of a semiconductor integrated circuit device according to a first embodiment of the present invention. FIG. 2 shows a sectional view taken between A and A' in FIG.

第1図において、デバイス領域10間に、S1飛散防止
帯2を形成する。第2図で示すよう、デバイス領域は、
Si基板3の上に絶縁膜としての例えば5i026とP
o1y −3i 7が積層された構造である。それに対
して、Si飛散防止帯では、5102を除去し、Po1
y−8iをSi基板と直接接触させ、レーザ光の熱が基
板方向に逃げやすい構造になっている。
In FIG. 1, an S1 anti-scattering band 2 is formed between device regions 10. As shown in Figure 2, the device area is
For example, 5i026 and P as an insulating film are formed on the Si substrate 3.
It has a structure in which o1y-3i7 is stacked. On the other hand, in the Si anti-scattering zone, 5102 is removed and Po1
The structure is such that the y-8i is brought into direct contact with the Si substrate, allowing the heat of the laser beam to easily escape toward the substrate.

次に、レーザ再結晶化工程において、S1飛散防止帯で
81の飛散が防止できる原理を以下に示す。
Next, the principle by which scattering of 81 can be prevented by the S1 anti-scattering band in the laser recrystallization process will be described below.

レーザ走査(第1図中3で示す)を行なっている時、な
んらかの原因で図中に示す9点で81の飛散が発生した
とすると、D点以後は、Slの飛散がつづく。ところが
、レーザ走査がS1飛散防止帯2に来ると、そこでは、
第2図に示したJ:うに、Po1y −SiとS1基板
とが接触しているため、レーザ光の熱は81基板に逃げ
る。そのため、Slの溶融状態が抑制されて、Siの飛
散がなくなる。そのため、図中に示すE点以後は、丑だ
安定した再結晶化が行なうことができる。
When performing laser scanning (indicated by 3 in FIG. 1), if 81 scattering occurs at 9 points shown in the figure for some reason, the scattering of Sl continues after point D. However, when the laser scan comes to S1 anti-scattering zone 2, there,
Since the Po1y-Si and the S1 substrate are in contact with each other as shown in FIG. 2, the heat of the laser beam escapes to the 81 substrate. Therefore, the molten state of Sl is suppressed, and the scattering of Si is eliminated. Therefore, after point E shown in the figure, very stable recrystallization can be performed.

なお、本実施例では、レーザ光を用いた再結晶化工程に
ついて説明したが、電子ビームや、シンメルト法を用い
た再結晶化工程においても、本発明の81飛散防止帯は
、同様の効果がある。
In this example, a recrystallization process using a laser beam was explained, but the 81 anti-scattering band of the present invention has the same effect in a recrystallization process using an electron beam or a thin melt method. be.

発明の効果 5ベーノ 以」−のように、本発明によれば、S1飛散防止帯を設
けることにより、Siの飛散を最小域に抑制でき、SO
I集積回路の歩留りを大幅に改善することができ、その
実用的効果は犬なるものがある。
According to the present invention, by providing the S1 anti-scattering band, the scattering of Si can be suppressed to the minimum range, and the SO
The yield of integrated circuits can be greatly improved, and its practical effects are significant.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明のSOI集積回路の平面図、第2図は
、S1飛散防止帯の断面図、第3図は、従来のSOI集
積回路の平面図である。 1・・・・・・デバイス領域、2・・・・・・Si飛散
防止帯、3.10.11・・・・・・レーザ走査、6・
・・・・・Si基板、6−・・−・−SiO2,7−・
−Poly −3i 。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第1
図 ・□ 第3図
FIG. 1 is a plan view of the SOI integrated circuit of the present invention, FIG. 2 is a sectional view of the S1 anti-scattering band, and FIG. 3 is a plan view of a conventional SOI integrated circuit. 1...Device area, 2...Si scattering prevention zone, 3.10.11...Laser scanning, 6.
...Si substrate, 6---SiO2, 7--
-Poly-3i. Name of agent: Patent attorney Toshio Nakao and 1 other person No. 1
Figure □ Figure 3

Claims (1)

【特許請求の範囲】[Claims] 基板上に、たがいに分離した絶縁膜領域が複数個形成さ
れ、前記基板上に半導体薄膜が形成され、前記複数個の
絶縁膜領域の上の前記半導体薄膜中にそれぞれ素子が形
成されていることを特徴とする半導体集積回路装置。
A plurality of insulating film regions separated from each other are formed on a substrate, a semiconductor thin film is formed on the substrate, and an element is formed in each of the semiconductor thin films on the plurality of insulating film regions. A semiconductor integrated circuit device characterized by:
JP14081986A 1986-06-17 1986-06-17 Semiconductor integrated circuit device Pending JPS62296508A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14081986A JPS62296508A (en) 1986-06-17 1986-06-17 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14081986A JPS62296508A (en) 1986-06-17 1986-06-17 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
JPS62296508A true JPS62296508A (en) 1987-12-23

Family

ID=15277459

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14081986A Pending JPS62296508A (en) 1986-06-17 1986-06-17 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS62296508A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5958821A (en) * 1982-09-29 1984-04-04 Agency Of Ind Science & Technol Manufacture of semiconductor single crystal film
JPS60235445A (en) * 1984-05-09 1985-11-22 Nec Corp Manufacture of semiconductor device
JPS6189622A (en) * 1984-10-09 1986-05-07 Fujitsu Ltd Formation of silicon single crystal film

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5958821A (en) * 1982-09-29 1984-04-04 Agency Of Ind Science & Technol Manufacture of semiconductor single crystal film
JPS60235445A (en) * 1984-05-09 1985-11-22 Nec Corp Manufacture of semiconductor device
JPS6189622A (en) * 1984-10-09 1986-05-07 Fujitsu Ltd Formation of silicon single crystal film

Similar Documents

Publication Publication Date Title
JPH01183145A (en) Manufacture of soi semiconductor device
JPS61502922A (en) Semiconductor on insulator (SOI) device and SOI IC manufacturing method
JPS62296508A (en) Semiconductor integrated circuit device
KR930009018A (en) Manufacturing Method of Semiconductor Device
US5116768A (en) Fabrication method of a semiconductor integrated circuit having an SOI device and a bulk semiconductor device on a common semiconductor substrate
JPS63292619A (en) Laser annealing method
JPS61174767A (en) Semiconductor element electrode
JPH0533915B2 (en)
JPS62296563A (en) Insulated-gate transistor and manufacture thereof
JPS6355955A (en) Semiconductor device
JPS61150337A (en) Manufacture of semiconductor device
JPH04233758A (en) Semiconductor device and manufacture thereof
JPH0236054B2 (en)
JPS5534422A (en) Method of manufacturing mos type semiconductor device
JPH079880B2 (en) Method for forming thin film semiconductor device
JPS63170912A (en) Manufacture of semiconductor device
JPH04127539A (en) Manufacture of semiconductor device
JPH07131029A (en) Fabrication of thin film transistor
JPS635559A (en) Manufacture of semiconductor device
JPS5837919A (en) Manufacture of semiconductor device
JPH0239436A (en) Manufacture of semiconductor device
JPH0334576A (en) Manufacture of semiconductor device
JPS6046047A (en) Manufacture of semiconductor device
JPS60785B2 (en) Manufacturing method of MOS type semiconductor device
JPS63299359A (en) Semiconductor device