JPS62271128A - デ−タバツフア・アドレス制御回路 - Google Patents
デ−タバツフア・アドレス制御回路Info
- Publication number
- JPS62271128A JPS62271128A JP61115329A JP11532986A JPS62271128A JP S62271128 A JPS62271128 A JP S62271128A JP 61115329 A JP61115329 A JP 61115329A JP 11532986 A JP11532986 A JP 11532986A JP S62271128 A JPS62271128 A JP S62271128A
- Authority
- JP
- Japan
- Prior art keywords
- data
- data buffer
- program
- circuit
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61115329A JPS62271128A (ja) | 1986-05-20 | 1986-05-20 | デ−タバツフア・アドレス制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61115329A JPS62271128A (ja) | 1986-05-20 | 1986-05-20 | デ−タバツフア・アドレス制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62271128A true JPS62271128A (ja) | 1987-11-25 |
JPH0462086B2 JPH0462086B2 (enrdf_load_html_response) | 1992-10-05 |
Family
ID=14659865
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61115329A Granted JPS62271128A (ja) | 1986-05-20 | 1986-05-20 | デ−タバツフア・アドレス制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62271128A (enrdf_load_html_response) |
-
1986
- 1986-05-20 JP JP61115329A patent/JPS62271128A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0462086B2 (enrdf_load_html_response) | 1992-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4680730A (en) | Storage control apparatus | |
US4514808A (en) | Data transfer system for a data processing system provided with direct memory access units | |
US5625840A (en) | Programmable external storage control apparatus | |
KR920008448B1 (ko) | 데이터 프로세서 | |
JPH0412503B2 (enrdf_load_html_response) | ||
JPS58133696A (ja) | 記憶制御方式 | |
JPS62271128A (ja) | デ−タバツフア・アドレス制御回路 | |
JPH0377137A (ja) | 情報処理装置 | |
JP3151832B2 (ja) | Dmaコントローラ | |
JPS6055911B2 (ja) | 主記憶装置 | |
JPS6240736B2 (enrdf_load_html_response) | ||
JP2689523B2 (ja) | Dma転送装置 | |
JP2576589B2 (ja) | 仮想記憶アクセス制御方式 | |
JPS6049947B2 (ja) | バッファ記憶制御方式 | |
JPS6073736A (ja) | 情報処理装置 | |
JP2553630B2 (ja) | データ処理装置 | |
JP2583614B2 (ja) | ベクトル演算装置 | |
JPH0447344B2 (enrdf_load_html_response) | ||
JPS63284673A (ja) | 情報処理装置 | |
JPH04199328A (ja) | ストア処理方式 | |
JPS6145343A (ja) | スワツプ制御方式 | |
JPS60142450A (ja) | 記憶システム | |
JPS63829B2 (enrdf_load_html_response) | ||
JPS6352237A (ja) | 演算方式 | |
JPS59186023A (ja) | デ−タ処理装置 |