JPS6226728B2 - - Google Patents

Info

Publication number
JPS6226728B2
JPS6226728B2 JP57232783A JP23278382A JPS6226728B2 JP S6226728 B2 JPS6226728 B2 JP S6226728B2 JP 57232783 A JP57232783 A JP 57232783A JP 23278382 A JP23278382 A JP 23278382A JP S6226728 B2 JPS6226728 B2 JP S6226728B2
Authority
JP
Japan
Prior art keywords
read
main memory
circuit
write
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57232783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59123936A (ja
Inventor
Shigeru Myajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57232783A priority Critical patent/JPS59123936A/ja
Publication of JPS59123936A publication Critical patent/JPS59123936A/ja
Publication of JPS6226728B2 publication Critical patent/JPS6226728B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
JP57232783A 1982-12-29 1982-12-29 移動制御方式 Granted JPS59123936A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57232783A JPS59123936A (ja) 1982-12-29 1982-12-29 移動制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57232783A JPS59123936A (ja) 1982-12-29 1982-12-29 移動制御方式

Publications (2)

Publication Number Publication Date
JPS59123936A JPS59123936A (ja) 1984-07-17
JPS6226728B2 true JPS6226728B2 (un) 1987-06-10

Family

ID=16944667

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57232783A Granted JPS59123936A (ja) 1982-12-29 1982-12-29 移動制御方式

Country Status (1)

Country Link
JP (1) JPS59123936A (un)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61239347A (ja) * 1985-04-16 1986-10-24 Fujitsu Ltd デ−タ転送制御方式
JPS6432368A (en) * 1987-07-29 1989-02-02 Fujitsu Ltd Information transfer device
JPH03259337A (ja) * 1990-03-09 1991-11-19 Fujitsu Ltd 命令分岐制御方式及び方法
JPH04139535A (ja) * 1990-10-01 1992-05-13 Fujitsu Ltd オペランドデータアクセス方式

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4979138A (un) * 1972-12-01 1974-07-31
JPS51101435A (un) * 1975-03-04 1976-09-07 Hitachi Ltd
JPS54129934A (en) * 1978-03-31 1979-10-08 Fujitsu Ltd Data access control system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4979138A (un) * 1972-12-01 1974-07-31
JPS51101435A (un) * 1975-03-04 1976-09-07 Hitachi Ltd
JPS54129934A (en) * 1978-03-31 1979-10-08 Fujitsu Ltd Data access control system

Also Published As

Publication number Publication date
JPS59123936A (ja) 1984-07-17

Similar Documents

Publication Publication Date Title
US5168571A (en) System for aligning bytes of variable multi-bytes length operand based on alu byte length and a number of unprocessed byte data
US4215400A (en) Disk address controller
US4715013A (en) Coprocessor instruction format
US5781763A (en) Independent control of DMA and I/O resources for mixed-endian computing systems
US4731736A (en) Method and apparatus for coordinating execution of an instruction by a selected coprocessor
US4750110A (en) Method and apparatus for executing an instruction contingent upon a condition present in another data processor
JP2806171B2 (ja) データ演算装置
US4914578A (en) Method and apparatus for interrupting a coprocessor
JPH07120338B2 (ja) 共同プロセッサによる命令の実行をデータプロセッサが調整する方法および該データプロセッサ
US4314332A (en) Memory control system
JPS6226728B2 (un)
EP0660229B1 (en) Method and apparatus for modifying the contents of a register
US4994961A (en) Coprocessor instruction format
EP0560393B1 (en) Microprocessor and data processing system with register file
US4758978A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JP2619425B2 (ja) シーケンスコントローラ
JPS63163929A (ja) マイクロプロセツサ
JPS622332B2 (un)
JP2569801B2 (ja) 情報処理装置
US4811274A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JPH0447350A (ja) 主記憶読み出し応答制御方式
JPH10312307A (ja) コンピュータシステムに適用するエミュレータ
JPH0131218B2 (un)
JPS6267648A (ja) 排他制御命令処理方式
JPS60123944A (ja) 情報処理装置におけるバツフアメモリ制御方式