JPS6225325A - 絶対値数加減算回路 - Google Patents

絶対値数加減算回路

Info

Publication number
JPS6225325A
JPS6225325A JP60164549A JP16454985A JPS6225325A JP S6225325 A JPS6225325 A JP S6225325A JP 60164549 A JP60164549 A JP 60164549A JP 16454985 A JP16454985 A JP 16454985A JP S6225325 A JPS6225325 A JP S6225325A
Authority
JP
Japan
Prior art keywords
carry
unit
ahead
output
look
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60164549A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0464091B2 (enExample
Inventor
Sakae Mashima
間嶋　栄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60164549A priority Critical patent/JPS6225325A/ja
Publication of JPS6225325A publication Critical patent/JPS6225325A/ja
Publication of JPH0464091B2 publication Critical patent/JPH0464091B2/ja
Granted legal-status Critical Current

Links

JP60164549A 1985-07-25 1985-07-25 絶対値数加減算回路 Granted JPS6225325A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60164549A JPS6225325A (ja) 1985-07-25 1985-07-25 絶対値数加減算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60164549A JPS6225325A (ja) 1985-07-25 1985-07-25 絶対値数加減算回路

Publications (2)

Publication Number Publication Date
JPS6225325A true JPS6225325A (ja) 1987-02-03
JPH0464091B2 JPH0464091B2 (enExample) 1992-10-13

Family

ID=15795268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60164549A Granted JPS6225325A (ja) 1985-07-25 1985-07-25 絶対値数加減算回路

Country Status (1)

Country Link
JP (1) JPS6225325A (enExample)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6470824A (en) * 1987-05-15 1989-03-16 Digital Equipment Corp Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device
JPH01163827A (ja) * 1987-12-21 1989-06-28 Hitachi Ltd アドレス演算器
JPH01205328A (ja) * 1988-02-12 1989-08-17 Matsushita Electric Ind Co Ltd 演算処理装置
JPH01232423A (ja) * 1988-03-11 1989-09-18 Fujitsu Ltd 演算回路
JPH02118828A (ja) * 1988-10-28 1990-05-07 Matsushita Electric Ind Co Ltd 演算処理装置
JPH02127727A (ja) * 1988-11-07 1990-05-16 Nec Corp 絶対値加減算方法及びその装置
JPH02170227A (ja) * 1988-12-22 1990-07-02 Nec Corp 絶対値加減算方式とその装置
JPH056263A (ja) * 1991-06-27 1993-01-14 Nec Corp 加算器およびその加算器を用いた絶対値演算回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61177542A (ja) * 1985-02-01 1986-08-09 Nec Corp 符号補数・符号絶対値併用加減算装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61177542A (ja) * 1985-02-01 1986-08-09 Nec Corp 符号補数・符号絶対値併用加減算装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6470824A (en) * 1987-05-15 1989-03-16 Digital Equipment Corp Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device
JPH01163827A (ja) * 1987-12-21 1989-06-28 Hitachi Ltd アドレス演算器
JPH01205328A (ja) * 1988-02-12 1989-08-17 Matsushita Electric Ind Co Ltd 演算処理装置
JPH01232423A (ja) * 1988-03-11 1989-09-18 Fujitsu Ltd 演算回路
JPH02118828A (ja) * 1988-10-28 1990-05-07 Matsushita Electric Ind Co Ltd 演算処理装置
JPH02127727A (ja) * 1988-11-07 1990-05-16 Nec Corp 絶対値加減算方法及びその装置
JPH02170227A (ja) * 1988-12-22 1990-07-02 Nec Corp 絶対値加減算方式とその装置
JPH056263A (ja) * 1991-06-27 1993-01-14 Nec Corp 加算器およびその加算器を用いた絶対値演算回路

Also Published As

Publication number Publication date
JPH0464091B2 (enExample) 1992-10-13

Similar Documents

Publication Publication Date Title
JPH0776911B2 (ja) 浮動小数点演算装置
JPH0479013B2 (enExample)
US5148386A (en) Adder-subtracter for signed absolute values
JP2002108606A (ja) スティッキービット生成回路及び乗算器
JPH0612229A (ja) 乗累算回路
JP3345894B2 (ja) 浮動小数点乗算器
JPS6225325A (ja) 絶対値数加減算回路
JPS60140422A (ja) 演算処理装置
Stelling et al. Implementing multiply-accumulate operation in multiplication time
Ganguly et al. A unified flagged prefix constant addition-subtraction scheme for design of area and power efficient binary floating-point and constant integer arithmetic circuits
JPH0346024A (ja) 浮動小数点演算器
GB963429A (en) Electronic binary parallel adder
US20080071852A1 (en) Method to perform a subtraction of two operands in a binary arithmetic unit plus arithmetic unit to perform such a method
Awasthi et al. Hybrid signed digit arithmetic in efficient computing: A comparative approach to performance assay
EP0328779A2 (en) Apparatus for branch prediction for computer instructions
JPH056263A (ja) 加算器およびその加算器を用いた絶対値演算回路
KR950015180B1 (ko) 고속연산형 가산기
JP2856792B2 (ja) 浮動小数点数演算装置
JP2681968B2 (ja) 演算処理装置
JPH0439725A (ja) 演算回路
JP2009301210A (ja) Ｎ桁減算器ユニット、ｎ桁減算器モジュール、ｎ桁加算器ユニット及びｎ桁加算器モジュール
Veeramachaneni et al. A novel carry-look ahead approach to a unified BCD and binary adder/subtractor
JP3482102B2 (ja) 絶対値距離演算回路
JP2512801B2 (ja) 乗算器
JP3106525B2 (ja) 加算方式及びその回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees