JPS6225211B2 - - Google Patents

Info

Publication number
JPS6225211B2
JPS6225211B2 JP57045910A JP4591082A JPS6225211B2 JP S6225211 B2 JPS6225211 B2 JP S6225211B2 JP 57045910 A JP57045910 A JP 57045910A JP 4591082 A JP4591082 A JP 4591082A JP S6225211 B2 JPS6225211 B2 JP S6225211B2
Authority
JP
Japan
Prior art keywords
scan
input
circuit
register
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57045910A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58163049A (ja
Inventor
Yoshiteru Katayama
Shunji Ooshima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57045910A priority Critical patent/JPS58163049A/ja
Publication of JPS58163049A publication Critical patent/JPS58163049A/ja
Publication of JPS6225211B2 publication Critical patent/JPS6225211B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP57045910A 1982-03-23 1982-03-23 論理回路システムの試験方式 Granted JPS58163049A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57045910A JPS58163049A (ja) 1982-03-23 1982-03-23 論理回路システムの試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57045910A JPS58163049A (ja) 1982-03-23 1982-03-23 論理回路システムの試験方式

Publications (2)

Publication Number Publication Date
JPS58163049A JPS58163049A (ja) 1983-09-27
JPS6225211B2 true JPS6225211B2 (ko) 1987-06-02

Family

ID=12732394

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57045910A Granted JPS58163049A (ja) 1982-03-23 1982-03-23 論理回路システムの試験方式

Country Status (1)

Country Link
JP (1) JPS58163049A (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60142432A (ja) * 1983-12-28 1985-07-27 Fujitsu Ltd シリアル・データ・スキャン・イン／アウト方法
JPS61193082A (ja) * 1985-02-21 1986-08-27 Nec Corp Ｌｓｉのスキヤンパス方式
JPH0743655B2 (ja) * 1985-08-28 1995-05-15 日本電気株式会社 情報処理装置

Also Published As

Publication number Publication date
JPS58163049A (ja) 1983-09-27

Similar Documents

Publication Publication Date Title
US4320509A (en) LSI Circuit logic structure including data compression circuitry
US6861866B2 (en) System on chip (SOC) and method of testing and/or debugging the system on chip
US4335425A (en) Data processing apparatus having diagnosis function
EP0023413B1 (en) Single chip microprocessor having means for selectively outputting instruction decoder control signals
KR870000114B1 (ko) 데이타 처리 시스템
US4831623A (en) Swap scan testing of digital logic
JP2006010707A (ja) 集積回路
JPS6225211B2 (ko)
US6105156A (en) LSI tester for use in LSI fault analysis
EP0151694B1 (en) Logic circuit with built-in self-test function
US3814920A (en) Employing variable clock rate
US4701917A (en) Diagnostic circuit
JPS61155874A (ja) 大規模集積回路の故障検出方法およびそのための装置
EP0714170B1 (en) Analog-to-digital converter with writable result register
JP3322303B2 (ja) 半導体記憶装置
US6421810B1 (en) Scalable parallel test bus and testing method
US20230259433A1 (en) Systems and methods to test an asychronous finite machine
JPS6336534B2 (ko)
JPH04157535A (ja) レジスタ検査方法
JPH04259866A (ja) 診断装置
JPH0766030B2 (ja) 論理パッケージの診断方法
JPS63174141A (ja) 情報処理装置の試験診断方式
JPS60239835A (ja) 論理回路の故障診断方式
JPH0389178A (ja) 半導体集積回路
JPS6361342A (ja) 制御用集積回路