JPS62247440A - チヤネルの障害処理方式 - Google Patents

チヤネルの障害処理方式

Info

Publication number
JPS62247440A
JPS62247440A JP61063662A JP6366286A JPS62247440A JP S62247440 A JPS62247440 A JP S62247440A JP 61063662 A JP61063662 A JP 61063662A JP 6366286 A JP6366286 A JP 6366286A JP S62247440 A JPS62247440 A JP S62247440A
Authority
JP
Japan
Prior art keywords
channel
microprocessor
register
control unit
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61063662A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0431418B2 (enExample
Inventor
Seiichi Shimizu
誠一 清水
Hiroyuki Egawa
江川　博之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61063662A priority Critical patent/JPS62247440A/ja
Publication of JPS62247440A publication Critical patent/JPS62247440A/ja
Publication of JPH0431418B2 publication Critical patent/JPH0431418B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP61063662A 1986-03-20 1986-03-20 チヤネルの障害処理方式 Granted JPS62247440A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61063662A JPS62247440A (ja) 1986-03-20 1986-03-20 チヤネルの障害処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61063662A JPS62247440A (ja) 1986-03-20 1986-03-20 チヤネルの障害処理方式

Publications (2)

Publication Number Publication Date
JPS62247440A true JPS62247440A (ja) 1987-10-28
JPH0431418B2 JPH0431418B2 (enExample) 1992-05-26

Family

ID=13235778

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61063662A Granted JPS62247440A (ja) 1986-03-20 1986-03-20 チヤネルの障害処理方式

Country Status (1)

Country Link
JP (1) JPS62247440A (enExample)

Also Published As

Publication number Publication date
JPH0431418B2 (enExample) 1992-05-26

Similar Documents

Publication Publication Date Title
JPH0650493B2 (ja) データ処理装置
JPH02230455A (ja) 外部記憶装置の割込み制御方式
JPH0332818B2 (enExample)
JPS623361A (ja) ステ−タス通報方式
JPS62247440A (ja) チヤネルの障害処理方式
JPH1118122A (ja) データ転送方式
EP1193605B1 (en) Apparatus and method for the transfer of signal groups between digital signal processors in a digital signal processing unit
JPH0431419B2 (enExample)
JPH06259375A (ja) バス接続装置
JP2803270B2 (ja) Ｓｃｓｉホストアダプタ回路
JP2821176B2 (ja) 情報処理装置
JPS62285544A (ja) デ−タ伝送方式
JPS6388644A (ja) 中央処理装置
JPH0425581B2 (enExample)
JPH0533414B2 (enExample)
JPH0690711B2 (ja) メモリアクセス制御方式
JPH0570866B2 (enExample)
JPH02730B2 (enExample)
JPH01147758A (ja) チャネル装置
JPS59220823A (ja) インタフエ−ス制御方式
JPS62247443A (ja) チヤネル制御方式
JPH02136949A (ja) 入出力制御装置
JPH08190536A (ja) クラスタ間通信命令制御方式
JPS61282937A (ja) 情報処理装置
JPS63300346A (ja) Ｄｍａ制御方式