JPS6224733A - 切替制御方式 - Google Patents
切替制御方式Info
- Publication number
- JPS6224733A JPS6224733A JP16446485A JP16446485A JPS6224733A JP S6224733 A JPS6224733 A JP S6224733A JP 16446485 A JP16446485 A JP 16446485A JP 16446485 A JP16446485 A JP 16446485A JP S6224733 A JPS6224733 A JP S6224733A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- modem
- encoding method
- circuit
- training
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16446485A JPS6224733A (ja) | 1985-07-25 | 1985-07-25 | 切替制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16446485A JPS6224733A (ja) | 1985-07-25 | 1985-07-25 | 切替制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6224733A true JPS6224733A (ja) | 1987-02-02 |
JPH0370943B2 JPH0370943B2 (enrdf_load_stackoverflow) | 1991-11-11 |
Family
ID=15793671
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16446485A Granted JPS6224733A (ja) | 1985-07-25 | 1985-07-25 | 切替制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6224733A (enrdf_load_stackoverflow) |
-
1985
- 1985-07-25 JP JP16446485A patent/JPS6224733A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0370943B2 (enrdf_load_stackoverflow) | 1991-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1067152A (en) | Digital timing recovery | |
US4733197A (en) | Extended range phaselocked loop | |
JPS5851695B2 (ja) | デ−タ伝送システム用受信装置 | |
US8044744B2 (en) | Time modulation with cosine function | |
JPH06338916A (ja) | データ端末 | |
JPS60235563A (ja) | クロツク信号発生装置 | |
JPS6224733A (ja) | 切替制御方式 | |
US5999577A (en) | Clock reproducing circuit for packet FSK signal receiver | |
JPH03174826A (ja) | ユニーク・ワード検出方式 | |
CA1329424C (en) | Method and circuit arrangement for clock synchronization | |
JPH0548973B2 (enrdf_load_stackoverflow) | ||
JP2841935B2 (ja) | 位相復調器 | |
EP0238100A2 (en) | Improved modem signal acquisition technique | |
JPH023337B2 (enrdf_load_stackoverflow) | ||
JPS6035859B2 (ja) | クロツク信号再生回路 | |
JPS63227228A (ja) | モデムトレ−ニング信号検出器 | |
JPS61267480A (ja) | デジタルテレビジョン信号処理装置用のクロック発生回路 | |
US5103162A (en) | Apparatus for determining when a preselected phase relationship exists between two periodic waveforms | |
JPS5839122A (ja) | 同期はずれ検出回路 | |
JP2011176485A (ja) | 復調器及び復調方法 | |
KR100201281B1 (ko) | 팩시밀리 모뎀에서의 클럭 복구방법 및 회로 | |
JPH01240024A (ja) | クロック再生回路 | |
JPH01212038A (ja) | ピーク値演算型位相保持方式 | |
JPH0316451A (ja) | バースト検出装置 | |
Chesmore | Application of pulse processing neural networks in communications and signal demodulation |