JPS6224733A - 切替制御方式 - Google Patents

切替制御方式

Info

Publication number
JPS6224733A
JPS6224733A JP16446485A JP16446485A JPS6224733A JP S6224733 A JPS6224733 A JP S6224733A JP 16446485 A JP16446485 A JP 16446485A JP 16446485 A JP16446485 A JP 16446485A JP S6224733 A JPS6224733 A JP S6224733A
Authority
JP
Japan
Prior art keywords
signal
output
circuit
modem
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16446485A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0370943B2 (cg-RX-API-DMAC10.html
Inventor
Hiromi Mori
森　ひろみ
Tomoyoshi Takebayashi
知善 竹林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16446485A priority Critical patent/JPS6224733A/ja
Publication of JPS6224733A publication Critical patent/JPS6224733A/ja
Publication of JPH0370943B2 publication Critical patent/JPH0370943B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
JP16446485A 1985-07-25 1985-07-25 切替制御方式 Granted JPS6224733A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16446485A JPS6224733A (ja) 1985-07-25 1985-07-25 切替制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16446485A JPS6224733A (ja) 1985-07-25 1985-07-25 切替制御方式

Publications (2)

Publication Number Publication Date
JPS6224733A true JPS6224733A (ja) 1987-02-02
JPH0370943B2 JPH0370943B2 (cg-RX-API-DMAC10.html) 1991-11-11

Family

ID=15793671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16446485A Granted JPS6224733A (ja) 1985-07-25 1985-07-25 切替制御方式

Country Status (1)

Country Link
JP (1) JPS6224733A (cg-RX-API-DMAC10.html)

Also Published As

Publication number Publication date
JPH0370943B2 (cg-RX-API-DMAC10.html) 1991-11-11

Similar Documents

Publication Publication Date Title
CA1067152A (en) Digital timing recovery
US4733197A (en) Extended range phaselocked loop
NZ232081A (en) Digital coherent radio receiver with adaptive viterbi analyser
JPS5851695B2 (ja) デ−タ伝送システム用受信装置
US8044744B2 (en) Time modulation with cosine function
JPS6224733A (ja) 切替制御方式
JPH06338916A (ja) データ端末
Valiviita Neural network for zero-crossing detection of distorted line voltages in weak AC-systems
CA1329424C (en) Method and circuit arrangement for clock synchronization
JPH0548973B2 (cg-RX-API-DMAC10.html)
JPH0526379B2 (cg-RX-API-DMAC10.html)
Nielsen On the stability of a double integration delta modulator
JPH023337B2 (cg-RX-API-DMAC10.html)
Bilinskis et al. Signal Transmission and Representation Based on High Performance Event Timing.
JPS6035859B2 (ja) クロツク信号再生回路
JPS5839122A (ja) 同期はずれ検出回路
JPS63164531A (ja) 完全ディジタルフェーズロックループ
JPH0316451A (ja) バースト検出装置
JP3147311B2 (ja) アナログ秘話通信における同期方法及びその回路
KR100201281B1 (ko) 팩시밀리 모뎀에서의 클럭 복구방법 및 회로
Chesmore Application of pulse processing neural networks in communications and signal demodulation
Toffler et al. Some Features of the HC-278 Modem
JPH01240024A (ja) クロック再生回路
JPH0342028B2 (cg-RX-API-DMAC10.html)
JPH0282847A (ja) 入力信号断検出制御方式