JPS6218050A - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPS6218050A
JPS6218050A JP60157408A JP15740885A JPS6218050A JP S6218050 A JPS6218050 A JP S6218050A JP 60157408 A JP60157408 A JP 60157408A JP 15740885 A JP15740885 A JP 15740885A JP S6218050 A JPS6218050 A JP S6218050A
Authority
JP
Japan
Prior art keywords
semiconductor substrate
thin wire
integrated circuit
metallic thin
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60157408A
Other languages
English (en)
Inventor
Takahisa Nishimura
西村 孝久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60157408A priority Critical patent/JPS6218050A/ja
Publication of JPS6218050A publication Critical patent/JPS6218050A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85007Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the wire connector during or after the bonding process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体集積回路装置に関し、特にその組立に
伴なう品質を向上せしむることに関する。
〔従来の技術〕
一般に、半導体集積回路装置(以下「集積回路」と略す
)は、半導体基板の表面に有する金埴層の一部と容器の
外部リードとを合端の細線もしくは箔により接続し、容
器外部と半導体基板上の電気的導通をとっている。
〔発明が解決しようとする問題点〕
この際、微線な半導体基板上の電極と接続するために用
いる金属細線もしくは箔は極めて細いものを用いねばな
らない。ところが、そのため、外部から加わる僅かな力
、あるいは自重によって変形し、半導体基板上の所望の
電極以外の個所に接触してしまう3それがあった。特に
このような不具合は、金属細線もしくは箔の横切る半導
体基板の表面の側面のなす稜線上に多く発生する。この
稜線は、ウェハーと呼ばれる半導体基板を製造した後、
これを−個一個の集積回路に切断することによって生ず
るものであり、電気的に半導体基板上の回路の一部と同
電位になっている場合が多い。
従って変形した金属細線もしくは箔がこれに接触すると
動作不良となるという欠点があった。
〔問題点を解決するための手段〕
本発明による半導体基板の表面から金属細線あるいは箔
により外部へ電気的導通をなす半導体集積回路装置は、
半導体基板の表面とでなす稜線を非導電性の物質によっ
て覆われているという4I敵を有している。
〔実施例〕
次に本発明について図面を参照して説明する。
第1図は本発明の一実施例の断面図である。半導体基板
1の表面にある電極2と容器のリード3とを結ぶ金属細
l124は、正常であれば破線で示す形状を有している
が、集積回路を使用中の振動、衝撃、さらには、金属細
線が長い場合の自重による歪によって実線で示す形状に
変形してしまったとする。しかし、半導体基板の表面と
側面とでなす稜線5の上が、非導電性の物質6で覆われ
ていれば、金属細線は電気的に絶縁されたままであり、
動作不良を惹起することはない。
〔発明の効果〕
以上説明したように本発明は、半導体基板の稜線を絶縁
物で覆うことにより、金属細線が何らかの力が加わり変
形しても、動作不良に到らしめないことができる効果を
有している。
【図面の簡単な説明】 第1図は本発明の一実施例である半導体集積回路装置の
断面口である。 1・・・・・・半導体基板、2・・・・・・電極、3・
・・・・・容器リード、4・・・・・・金属細線、5・
・・・・・半導体基板の表面と側とでなす稜線、6・−
・・・・非導′1性物質。

Claims (1)

    【特許請求の範囲】
  1.  半導体基板の表面から金属細線あるいは箔により外部
    へ電気的導通をなす半導体集積回路装置において、半導
    体基板の表面と側面とでなす稜線が非導電性の物質によ
    って覆われたことを特徴とする半導体集積回路装置。
JP60157408A 1985-07-16 1985-07-16 半導体集積回路装置 Pending JPS6218050A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60157408A JPS6218050A (ja) 1985-07-16 1985-07-16 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60157408A JPS6218050A (ja) 1985-07-16 1985-07-16 半導体集積回路装置

Publications (1)

Publication Number Publication Date
JPS6218050A true JPS6218050A (ja) 1987-01-27

Family

ID=15648975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60157408A Pending JPS6218050A (ja) 1985-07-16 1985-07-16 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS6218050A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH022835U (ja) * 1988-06-20 1990-01-10

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH022835U (ja) * 1988-06-20 1990-01-10

Similar Documents

Publication Publication Date Title
US5151771A (en) High lead count circuit board for connecting electronic components to an external circuit
US5119272A (en) Circuit board and method of producing circuit board
JPS6218050A (ja) 半導体集積回路装置
JP2567661B2 (ja) 混成集積回路
JPS6046038A (ja) 集積回路装置
US20020195268A1 (en) Thick film circuit connection
JPS6236299Y2 (ja)
JP2812806B2 (ja) テストパット付集積回路用パッケージ
JPS63169746A (ja) 半導体装置
JPH0529870A (ja) チツプ型表面波デバイス
JP2561415Y2 (ja) 半導体装置
JPH06260538A (ja) 半導体装置
JPS624332A (ja) 半導体集積回路装置
JPH01154543A (ja) 半導体パッケージ
JPH07254632A (ja) 半導体装置及びその製造方法
JPS6164186A (ja) 電子部品リ−ドレスパツケ−ジの実装構造
JPH08250624A (ja) 半導体装置およびその製造方法
JPH0119395Y2 (ja)
JPS6056307B2 (ja) 半導体装置
JPH01179348A (ja) 半導体装置
JPS62195158A (ja) 半導体装置
JPS6151953A (ja) 半導体装置
JPH02251161A (ja) 半導体装置
JPS633461B2 (ja)
JPH03198356A (ja) 樹脂封止型半導体装置