JPS6217863B2 - - Google Patents
Info
- Publication number
- JPS6217863B2 JPS6217863B2 JP56014878A JP1487881A JPS6217863B2 JP S6217863 B2 JPS6217863 B2 JP S6217863B2 JP 56014878 A JP56014878 A JP 56014878A JP 1487881 A JP1487881 A JP 1487881A JP S6217863 B2 JPS6217863 B2 JP S6217863B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- silicon dioxide
- dioxide film
- etching
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1487881A JPS57128944A (en) | 1981-02-03 | 1981-02-03 | Maufacture of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1487881A JPS57128944A (en) | 1981-02-03 | 1981-02-03 | Maufacture of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57128944A JPS57128944A (en) | 1982-08-10 |
| JPS6217863B2 true JPS6217863B2 (enExample) | 1987-04-20 |
Family
ID=11873264
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1487881A Granted JPS57128944A (en) | 1981-02-03 | 1981-02-03 | Maufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57128944A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4901300B2 (ja) * | 2006-05-19 | 2012-03-21 | 新電元工業株式会社 | 半導体装置の製造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6032974B2 (ja) * | 1977-03-16 | 1985-07-31 | 株式会社日立製作所 | 半導体装置の製造方法 |
| JPS54132177A (en) * | 1978-04-05 | 1979-10-13 | Nec Corp | Semiconductor device and its manufacture |
-
1981
- 1981-02-03 JP JP1487881A patent/JPS57128944A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57128944A (en) | 1982-08-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4509249A (en) | Method for fabricating isolation region in semiconductor devices | |
| US4044452A (en) | Process for making field effect and bipolar transistors on the same semiconductor chip | |
| JP2606141B2 (ja) | 半導体装置およびその製造方法 | |
| US4056413A (en) | Etching method for flattening a silicon substrate utilizing an anisotropic alkali etchant | |
| US5086011A (en) | Process for producing thin single crystal silicon islands on insulator | |
| US4641416A (en) | Method of making an integrated circuit structure with self-aligned oxidation to isolate extrinsic base from emitter | |
| US4619033A (en) | Fabricating of a CMOS FET with reduced latchup susceptibility | |
| JPH06232061A (ja) | 単結晶領域を選択エピタキシにより形成する方法 | |
| KR880001591B1 (ko) | 반도체장치 제조방법 | |
| US5856700A (en) | Semiconductor device with doped semiconductor and dielectric trench sidewall layers | |
| EP0405923B1 (en) | Method for forming variable width isolation structures | |
| US5234861A (en) | Method for forming variable width isolation structures | |
| JPH01274470A (ja) | バイポーラ・トランジスタ装置及びその製造方法 | |
| US4333774A (en) | Method for producing walled emitter type bipolar transistors | |
| JPS6212660B2 (enExample) | ||
| JPH0697400A (ja) | Soiウェーハ及びその製造方法 | |
| US4546537A (en) | Method for producing a semiconductor device utilizing V-groove etching and thermal oxidation | |
| JPS6217863B2 (enExample) | ||
| JPS59108325A (ja) | 半導体装置の製造方法 | |
| USRE34400E (en) | Method for fabricating isolation region in semiconductor devices | |
| JPS6020530A (ja) | 素子分離領域の形成方法 | |
| JPS59182538A (ja) | 半導体装置およびその製造方法 | |
| US20080203536A1 (en) | Bipolar transistor using selective dielectric deposition and methods for fabrication thereof | |
| JPS58121642A (ja) | 半導体装置の製造方法 | |
| JPS6347335B2 (enExample) |