JPS6215000B2 - - Google Patents
Info
- Publication number
- JPS6215000B2 JPS6215000B2 JP5015980A JP5015980A JPS6215000B2 JP S6215000 B2 JPS6215000 B2 JP S6215000B2 JP 5015980 A JP5015980 A JP 5015980A JP 5015980 A JP5015980 A JP 5015980A JP S6215000 B2 JPS6215000 B2 JP S6215000B2
- Authority
- JP
- Japan
- Prior art keywords
- control
- memory
- exchange
- communication path
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0407—Selecting arrangements for multiplex systems for time-division multiplexing using a stored programme control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Exchange Systems With Centralized Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5015980A JPS56146392A (en) | 1980-04-15 | 1980-04-15 | Time-division switchboard control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5015980A JPS56146392A (en) | 1980-04-15 | 1980-04-15 | Time-division switchboard control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56146392A JPS56146392A (en) | 1981-11-13 |
| JPS6215000B2 true JPS6215000B2 (enrdf_load_stackoverflow) | 1987-04-04 |
Family
ID=12851408
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5015980A Granted JPS56146392A (en) | 1980-04-15 | 1980-04-15 | Time-division switchboard control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56146392A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61216593A (ja) * | 1985-02-28 | 1986-09-26 | Fujitsu Ltd | 通話路制御メモリアクセス方式 |
-
1980
- 1980-04-15 JP JP5015980A patent/JPS56146392A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56146392A (en) | 1981-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3781810A (en) | Scheme for saving and restoring register contents in a data processor | |
| US4137562A (en) | Data acquisition from multiple sources | |
| US4591973A (en) | Input/output system and method for digital computers | |
| GB1600633A (en) | Data processing systems | |
| KR890007157A (ko) | 데이타 프로세서 | |
| US4047245A (en) | Indirect memory addressing | |
| US3568158A (en) | Program and subroutine data storage and retrieval equipment | |
| JPS6215000B2 (enrdf_load_stackoverflow) | ||
| JPS6221476B2 (enrdf_load_stackoverflow) | ||
| JPS6231874B2 (enrdf_load_stackoverflow) | ||
| US5579483A (en) | Communication controller for controlling multi-channel multiplex communication and having channel selection functions and memory for storing communication control data for each channel | |
| SU1683039A1 (ru) | Устройство обработки данных дл многопроцессорной системы | |
| SU1539787A1 (ru) | Микропрограммное устройство дл сопр жени процессора с абонентами | |
| SU911498A2 (ru) | Микропрограммное устройство сопр жени | |
| SU771655A1 (ru) | Устройство управлени обменом | |
| SU1256036A1 (ru) | Микропрограммный мультиплексный канал | |
| SU1451712A1 (ru) | Адаптивна система обработки данных | |
| SU881726A1 (ru) | Устройство дл обмена информацией между цифровой вычислительной машиной и терминалами | |
| JPH0118463B2 (enrdf_load_stackoverflow) | ||
| JPS54131820A (en) | Program switching system for data entry device | |
| JPS6041766B2 (ja) | マイクロプログラム制御装置 | |
| SU1083196A1 (ru) | Устройство дл св зи процессора с запоминающим устройством | |
| JPS63733A (ja) | プログラム実行処理方式 | |
| ES425091A1 (es) | Un sistema controlado por programa almacenado. | |
| JPS6053901B2 (ja) | プロセッサ間情報転送方式 |