JPH0118463B2 - - Google Patents
Info
- Publication number
- JPH0118463B2 JPH0118463B2 JP58185915A JP18591583A JPH0118463B2 JP H0118463 B2 JPH0118463 B2 JP H0118463B2 JP 58185915 A JP58185915 A JP 58185915A JP 18591583 A JP18591583 A JP 18591583A JP H0118463 B2 JPH0118463 B2 JP H0118463B2
- Authority
- JP
- Japan
- Prior art keywords
- module
- address
- modules
- addresses
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18591583A JPS6079452A (ja) | 1983-10-06 | 1983-10-06 | モジュールのアドレス付与回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18591583A JPS6079452A (ja) | 1983-10-06 | 1983-10-06 | モジュールのアドレス付与回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6079452A JPS6079452A (ja) | 1985-05-07 |
| JPH0118463B2 true JPH0118463B2 (enrdf_load_stackoverflow) | 1989-04-05 |
Family
ID=16179102
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18591583A Granted JPS6079452A (ja) | 1983-10-06 | 1983-10-06 | モジュールのアドレス付与回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6079452A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07109597B2 (ja) * | 1987-07-11 | 1995-11-22 | ローム株式会社 | マイクロコンピュータ |
| JPH02181851A (ja) * | 1989-01-06 | 1990-07-16 | Iwaki Denshi Kk | マルチアクセス制御方法及びその回路 |
| US6252756B1 (en) * | 1998-09-18 | 2001-06-26 | Illinois Tool Works Inc. | Low voltage modular room ionization system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS535938A (en) * | 1976-07-07 | 1978-01-19 | Toshiba Corp | Double addressing circuit |
| JPS54105940A (en) * | 1978-02-07 | 1979-08-20 | Nec Corp | Transfer system |
| JPS5840661A (ja) * | 1981-09-04 | 1983-03-09 | Hitachi Ltd | 端末装置の多重処理方式 |
-
1983
- 1983-10-06 JP JP18591583A patent/JPS6079452A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6079452A (ja) | 1985-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0082200B1 (en) | Processor facilities for integrated packet and voice switching | |
| EP0335848A1 (en) | Packet data switch for transferring data packets from one or a plurality of incoming data links to one or a plurality of outgoing data links | |
| RU96108917A (ru) | Сеть, обеспечивающая возможности использования множества видов средств передачи информации | |
| US4947387A (en) | Switching node for switching data signals transmitted in data packets | |
| EP0378122A1 (en) | Parallel time slot interchanger matrix and switch block module for use therewith | |
| CA1203876A (en) | Peripheral control for a digital telephone system | |
| US5596578A (en) | Time division multiplexing data transfer system for digital audio data distribution | |
| WO1985004501A1 (en) | Method of selecting address in input/output board | |
| EP0345891A1 (en) | Switching system for switching packet oriented data as well as circuit oriented data | |
| JPH0118463B2 (enrdf_load_stackoverflow) | ||
| US5086505A (en) | Selective individual reset apparatus and method | |
| CA2024108A1 (en) | Interruption processing system in time division multiplex transmission system | |
| EP0173746A1 (en) | System of selecting address in input/output board | |
| US4347601A (en) | Method and system for processing coded information transmitted during cyclically successive time frames | |
| AU752290B2 (en) | A digital switching equipment | |
| US3876982A (en) | Code programming device | |
| CA2039480A1 (en) | Digital data packet switching module for allocating empty packets to a crosspoint switch | |
| SE515735C2 (sv) | Sätt samt anordning för att i ett telekommunikationssystem överföra tal- och datainformation | |
| GB2214334A (en) | Integrated circuit | |
| IE840090L (en) | Electronic switching system | |
| KR830001773B1 (ko) | 원거리 통신 스위칭 장치 | |
| JPS55121525A (en) | Priority control system of electronic computer system | |
| KR100197424B1 (ko) | 전전자 교환기의 프로세서와 디바이스간 알람 통신 장치 | |
| JPS6141431B2 (enrdf_load_stackoverflow) | ||
| JP2666419B2 (ja) | 情報処理装置 |