JPS6214917B2 - - Google Patents

Info

Publication number
JPS6214917B2
JPS6214917B2 JP57090161A JP9016182A JPS6214917B2 JP S6214917 B2 JPS6214917 B2 JP S6214917B2 JP 57090161 A JP57090161 A JP 57090161A JP 9016182 A JP9016182 A JP 9016182A JP S6214917 B2 JPS6214917 B2 JP S6214917B2
Authority
JP
Japan
Prior art keywords
power
sequence
waveform
bubble memory
bubble
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57090161A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58205987A (ja
Inventor
Akira Naito
Munetatsu Imamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP57090161A priority Critical patent/JPS58205987A/ja
Publication of JPS58205987A publication Critical patent/JPS58205987A/ja
Publication of JPS6214917B2 publication Critical patent/JPS6214917B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
    • G11C19/0875—Organisation of a plurality of magnetic shift registers

Landscapes

  • Power Sources (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP57090161A 1982-05-27 1982-05-27 バブルメモリ装置の電源シ−ケンス検査方法 Granted JPS58205987A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57090161A JPS58205987A (ja) 1982-05-27 1982-05-27 バブルメモリ装置の電源シ−ケンス検査方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57090161A JPS58205987A (ja) 1982-05-27 1982-05-27 バブルメモリ装置の電源シ−ケンス検査方法

Publications (2)

Publication Number Publication Date
JPS58205987A JPS58205987A (ja) 1983-12-01
JPS6214917B2 true JPS6214917B2 (enrdf_load_stackoverflow) 1987-04-04

Family

ID=13990763

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57090161A Granted JPS58205987A (ja) 1982-05-27 1982-05-27 バブルメモリ装置の電源シ−ケンス検査方法

Country Status (1)

Country Link
JP (1) JPS58205987A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63143016U (enrdf_load_stackoverflow) * 1987-03-11 1988-09-20

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63143016U (enrdf_load_stackoverflow) * 1987-03-11 1988-09-20

Also Published As

Publication number Publication date
JPS58205987A (ja) 1983-12-01

Similar Documents

Publication Publication Date Title
JP2577120Y2 (ja) 過剰パルス印加の禁止回路
JP3200009B2 (ja) 読出電圧と書込電圧とが異なる強誘電性メモリ感知方法
US5835506A (en) Single pass doublet mode integrated circuit tester
US20080052584A1 (en) Test apparatus and test method
JP2001518625A (ja) 集積回路テスタのためのフォーマットに感応したタイミング較正
US5481551A (en) IC element testing device
JPS6214917B2 (enrdf_load_stackoverflow)
WO1998014954A1 (fr) Controleur de memoire
US6496953B1 (en) Calibration method and apparatus for correcting pulse width timing errors in integrated circuit testing
US3048828A (en) Memory device
JP3968022B2 (ja) ダイナミックメモリおよびダイナミックメモリをテストするための方法
US20150262710A1 (en) Method and system for reducing memory test time utilizing a built-in self-test architecture
JP2000090693A (ja) メモリ試験装置
JPS61280100A (ja) メモリ試験装置
SU1374278A1 (ru) Способ записи информации в запоминающее устройство на биаксах
SU1529154A1 (ru) Источник импульсного магнитного пол
JP2831081B2 (ja) Ｉｃ試験装置
SU364030A1 (ru) Устройство для проверки ферритовых матриц оперативных запоминающих устройств
JPS6140574A (ja) 試験条件設定装置
SU369627A1 (ru) ^:-с^:союэная
JPS57111472A (en) Logical-circuit testing device
JPS5947265B2 (ja) パタ−ン発生装置
SU1644227A1 (ru) Устройство дл контрол доменной пам ти
JP2846383B2 (ja) 集積回路試験装置
JPH02231652A (ja) トレース装置