JPS6214854B2 - - Google Patents

Info

Publication number
JPS6214854B2
JPS6214854B2 JP1725980A JP1725980A JPS6214854B2 JP S6214854 B2 JPS6214854 B2 JP S6214854B2 JP 1725980 A JP1725980 A JP 1725980A JP 1725980 A JP1725980 A JP 1725980A JP S6214854 B2 JPS6214854 B2 JP S6214854B2
Authority
JP
Japan
Prior art keywords
data
flop
flip
matrix
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1725980A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56114043A (en
Inventor
Kengo Fujita
Kiichi Matsuda
Makoto Hiraoka
Toshihiro Pponma
Yutaka Fukuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1725980A priority Critical patent/JPS56114043A/ja
Publication of JPS56114043A publication Critical patent/JPS56114043A/ja
Publication of JPS6214854B2 publication Critical patent/JPS6214854B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP1725980A 1980-02-15 1980-02-15 Code converting circuit Granted JPS56114043A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1725980A JPS56114043A (en) 1980-02-15 1980-02-15 Code converting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1725980A JPS56114043A (en) 1980-02-15 1980-02-15 Code converting circuit

Publications (2)

Publication Number Publication Date
JPS56114043A JPS56114043A (en) 1981-09-08
JPS6214854B2 true JPS6214854B2 (enrdf_load_stackoverflow) 1987-04-04

Family

ID=11938956

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1725980A Granted JPS56114043A (en) 1980-02-15 1980-02-15 Code converting circuit

Country Status (1)

Country Link
JP (1) JPS56114043A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2654452B2 (ja) * 1985-12-18 1997-09-17 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 非同期で異種の可変幅の並列データパターン入力信号を直列データパターン信号に変換するための装置
US4710922A (en) * 1985-12-18 1987-12-01 Advanced Micro Devices, Inc. Apparatus and associated methods for converting serial data pattern signals transmitted or suitable for transmission over a high speed synchronous serial transmission media, to parallel pattern output signals

Also Published As

Publication number Publication date
JPS56114043A (en) 1981-09-08

Similar Documents

Publication Publication Date Title
JPS6247008B2 (enrdf_load_stackoverflow)
JPH0458670B2 (enrdf_load_stackoverflow)
JPS6214854B2 (enrdf_load_stackoverflow)
EP0196044A3 (en) Image input system
SU1015369A1 (ru) Устройство дл ввода-вывода аналоговых сигналов
JPH02218243A (ja) デジタルデータ転送方式
SU1264347A1 (ru) Преобразователь импульсно-кодомодулированных сигналов в дельта-модулированные сигналы
SU843269A1 (ru) Устройство дл формировани кода
JPS6130294B2 (enrdf_load_stackoverflow)
KR950013130B1 (ko) 뱅크 메모리를 이용한 고속 대용량 데이타 수집장치
JPH01314023A (ja) ディジタル信号処理回路
JPS5917456B2 (ja) バツフアメモリ書込み制御方式
JPS61192139A (ja) フレ−ム変換回路
JPS6064573A (ja) 画信号縮小方式
JPS641988B2 (enrdf_load_stackoverflow)
JPS62175023A (ja) バツフアメモリ装置
JPH03206798A (ja) データ列変換方式
JPH01314021A (ja) ｍＢｎＢ符号変換方式
JPS5999541U (ja) Ａ／ｄ変換装置
JPS6194277A (ja) 並列記録用デイジタルデ−タ変換装置
JPH0126208B2 (enrdf_load_stackoverflow)
JPS60233697A (ja) 音声出力装置
JPH04182760A (ja) ファイル転送方式
JPS60247764A (ja) メモリアドレス制御方式
JPH0744742B2 (ja) Ｔｄｍａデータとｔｄｍデータのコンバータ