JPS62139058A - メモリ制御装置 - Google Patents
メモリ制御装置Info
- Publication number
- JPS62139058A JPS62139058A JP60279123A JP27912385A JPS62139058A JP S62139058 A JPS62139058 A JP S62139058A JP 60279123 A JP60279123 A JP 60279123A JP 27912385 A JP27912385 A JP 27912385A JP S62139058 A JPS62139058 A JP S62139058A
- Authority
- JP
- Japan
- Prior art keywords
- area
- memory
- stack
- logical
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 48
- 238000000034 method Methods 0.000 claims description 21
- 230000007246 mechanism Effects 0.000 claims description 3
- 238000012545 processing Methods 0.000 abstract description 42
- 230000003247 decreasing effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 10
- 230000006870 function Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- RZVAJINKPMORJF-UHFFFAOYSA-N Acetaminophen Chemical compound CC(=O)NC1=CC=C(O)C=C1 RZVAJINKPMORJF-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000007781 pre-processing Methods 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60279123A JPS62139058A (ja) | 1985-12-13 | 1985-12-13 | メモリ制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60279123A JPS62139058A (ja) | 1985-12-13 | 1985-12-13 | メモリ制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62139058A true JPS62139058A (ja) | 1987-06-22 |
| JPH0255813B2 JPH0255813B2 (enrdf_load_html_response) | 1990-11-28 |
Family
ID=17606748
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60279123A Granted JPS62139058A (ja) | 1985-12-13 | 1985-12-13 | メモリ制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62139058A (enrdf_load_html_response) |
-
1985
- 1985-12-13 JP JP60279123A patent/JPS62139058A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0255813B2 (enrdf_load_html_response) | 1990-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4839797A (en) | Microprocessor compatible with any software represented by different types of instruction formats | |
| KR960001273B1 (ko) | 단일칩 마이크로컴퓨터 | |
| US5499380A (en) | Data processor and read control circuit, write control circuit therefor | |
| US4005391A (en) | Peripheral interrupt priority resolution in a micro program data processor having plural levels of subinstruction sets | |
| JPH0248931B2 (enrdf_load_html_response) | ||
| US4057850A (en) | Processing link control device for a data processing system processing data by executing a main routine and a sub-routine | |
| US5125095A (en) | System using microprocessor address lines for coprocessor selection within a multi-coprocessor apparatus | |
| US5025368A (en) | Microprocessor with option area adjacent CPU core facilitating interfacing with peripheral devices | |
| CA1150845A (en) | Data processor controlled by microprograms | |
| KR100314484B1 (ko) | 정보 처리기 | |
| US5664156A (en) | Microcontroller with a reconfigurable program status word | |
| US6058467A (en) | Standard cell, 4-cycle, 8-bit microcontroller | |
| JPS62139058A (ja) | メモリ制御装置 | |
| CA1119307A (en) | Microcomputer having separate bit and word accumulators and separate bit and word instruction sets | |
| JPH09505428A (ja) | ページアドレスモードを有するマイクロコントローラ | |
| JPS6362778B2 (enrdf_load_html_response) | ||
| JPH01205339A (ja) | マイクロコンピュータシステム | |
| JPS60134940A (ja) | 情報処理装置のレジスタ選択方式 | |
| JPS59170947A (ja) | マイクロプログラム多方向分岐方式 | |
| JPS6354630A (ja) | デ−タ処理装置 | |
| JPS62245350A (ja) | ペ−ジ切替制御方式 | |
| JPH0516610B2 (enrdf_load_html_response) | ||
| JPS62151955A (ja) | メモリアドレツシング方式 | |
| JPH01209535A (ja) | マイクロコンピュータ・エミュレータ | |
| JPH01207825A (ja) | マイクロプロセッサ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |