JPS6212871A - Device for analyzing waveform of continuous operation - Google Patents
Device for analyzing waveform of continuous operationInfo
- Publication number
- JPS6212871A JPS6212871A JP60152010A JP15201085A JPS6212871A JP S6212871 A JPS6212871 A JP S6212871A JP 60152010 A JP60152010 A JP 60152010A JP 15201085 A JP15201085 A JP 15201085A JP S6212871 A JPS6212871 A JP S6212871A
- Authority
- JP
- Japan
- Prior art keywords
- waveform
- program
- analysis
- signal
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は連続動作波形解析装置、特に、外部からプログ
ラム動作を強制的に一時停止させることができる回路の
連続動作波形の解析を行なうための連続動作波形解析装
置に関する。[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a continuous operation waveform analysis device, particularly for analyzing continuous operation waveforms of a circuit whose program operation can be forcibly stopped temporarily from the outside. This invention relates to a continuous operation waveform analysis device.
従来の連続動作波形解析装置としてロジックアナライザ
またはストレージオシロスコープを使用していたため、
メモリ容量が少なく波形解析範囲が狭かった。Traditionally, logic analyzers or storage oscilloscopes were used as continuous operation waveform analysis devices.
The memory capacity was small and the waveform analysis range was narrow.
すなわち、従来の連続動作波形解析装置は記憶容量が少
なく長時間の連続動作波形を記憶できないため、回路の
動作マージンの確認がしにくく、マージン不良による間
歇障害の発見が難しいという欠点があった。That is, the conventional continuous operation waveform analyzer has a small memory capacity and cannot store long-term continuous operation waveforms, so it is difficult to confirm the operating margin of the circuit and it is difficult to discover intermittent failures due to poor margins.
本発明の連続動作波形解析装置は、特定の信号端子を制
御することにより、プログラムを一時停止できる装置の
動作波形をメモリ容量の少ない波形記憶装置のメモリに
取り込み、メモリフルになりたら特定の端子を制御し、
プログラムを1時停止させ、解析装置の記憶装置にメモ
リ内容を転送する。転送完了後、自動的にプログラムを
再スタートシ、波形記憶装置のメモリに記憶し、波形解
析記憶装置に転送する。上述の動作を繰返し、見かけ上
、プログラム動作を連続記憶した後、波形解析ができる
特徴を有する。The continuous operation waveform analysis device of the present invention captures the operating waveform of a device that can temporarily stop a program by controlling a specific signal terminal into the memory of a waveform storage device with a small memory capacity. control,
The program is temporarily stopped and the memory contents are transferred to the storage device of the analysis device. After the transfer is completed, the program is automatically restarted, stored in the memory of the waveform storage device, and transferred to the waveform analysis storage device. It has a feature that it is possible to perform waveform analysis after repeating the above operations and apparently continuously storing the program operations.
次に、本発明の実施例について、図面を参照して説明す
る。Next, embodiments of the present invention will be described with reference to the drawings.
第1図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.
第1図に示す連続動作波形解析装置は波形解析装置Aと
、波形記憶装置Bと、波形解析記憶装置Cと波形出力装
置りと、被波形解析装置Eと、波形伝達用ケーブル”
* b t Ct dと、制御信号用ケープ”’le
eRe ’ m gl+ gtt hとを含んで構成さ
れる。The continuous operation waveform analysis device shown in FIG. 1 includes a waveform analysis device A, a waveform storage device B, a waveform analysis storage device C, a waveform output device, a waveform analysis device E, and a waveform transmission cable.
*b t Ct d and control signal cape"'le
eRe' m gl+ gtt h.
第2図は第1図に示す各部の動作波形を示すタイムチャ
ートで、制御信号動作波形F、G、I(、I 。FIG. 2 is a time chart showing the operating waveforms of each part shown in FIG. 1, including the control signal operating waveforms F, G, I (, I).
J、に、L、M、Nは波形解析装置、波形記憶装置の制
御信号の動作波形である。J, L, M, and N are operating waveforms of control signals of the waveform analysis device and waveform storage device.
次に、第1図と第2図を参照して動作を説明する。Next, the operation will be explained with reference to FIGS. 1 and 2.
初期状態時、波形解析装置Aから、制御信号用ム
ケーブルfを通してプログラフ(正信号Iにより、被波
形解析装置Eのプログラム一時停止用端子を強制的にロ
ウにし、プログラムを一時停止させる。In the initial state, a program (positive signal I) is sent from the waveform analysis device A through the control signal cable f, and the program temporary stop terminal of the waveform analysis device E is forcibly set to low, thereby temporarily stopping the program.
動作波形メモリスタート信号Nにより、プログラム停止
信号工、メモリスタート信号Fのハイ信号を制御信号用
ケーブルf、e、を通して送出すると、被波形解析装[
Eのプログラムおよび波形記憶装置Bのメモリ取り込み
をスタートシ、波形解析記憶装置Cを書き込み可能とす
る書込可能信号Jのハイ信号を制御信号用ケーブルg、
を通して送出する。波形記憶装置Bのメモリ容量がフル
になったことを示すメモリフル信号Gが発生すると、メ
モリフル信号Hのハイ信号が制御信号用ケーブルe2
を通して波形解析装置Aに送出され、この波ロウにし、
被波形解析装置Eのプログラムを一時停止する。プログ
ラム停止信号Iがロウになると、波形記憶装置Bのメモ
リ内容が波形伝達用ケーブルb1波形解析装置A1波形
伝達用ケープACを通し波形解析記憶装置Cに転送され
記憶する。In response to the operation waveform memory start signal N, the program stop signal controller sends a high signal of the memory start signal F through the control signal cables f and e, and the waveform analysis device [
Start the program E and the memory import of the waveform storage device B, and send the high signal of the write enable signal J that makes the waveform analysis storage device C writable to the control signal cable g.
Send it through. When the memory full signal G indicating that the memory capacity of the waveform storage device B is full is generated, the high signal of the memory full signal H is transmitted to the control signal cable e2.
is sent to waveform analyzer A through
The program of the waveform analysis device E is temporarily stopped. When the program stop signal I becomes low, the memory contents of the waveform storage device B are transferred to and stored in the waveform analysis storage device C through the waveform transmission cable b1, the waveform analysis device A1, and the waveform transmission cape AC.
外部記憶信号Kがロウになると、転送が完了したことを
示すため、制御信号用ケーブルgx を通して転送完
了信号りを波形解析装置Aに送出する。When the external storage signal K becomes low, a transfer completion signal is sent to the waveform analysis device A through the control signal cable gx to indicate that the transfer is completed.
転送完了信号りのハイ信号を受信すると波形解析装置A
は、プログラムおよび波形記憶装置tBに対するメモリ
取り込みの再スタート信号Mを出力する。When the high signal of the transfer completion signal is received, the waveform analyzer A
outputs a memory retrieval restart signal M for the program and waveform storage device tB.
上述の動作を繰返し行うことにより、被波形解析装fE
の動作波形を見かけ上連続して記憶できる。このように
して記憶さnた内容を波形出力装置りに出力し波形解析
を行う。By repeating the above operation, the waveform analysis device fE
The operating waveforms of can be stored seemingly continuously. The contents stored in this manner are output to a waveform output device for waveform analysis.
本発明の連続動作波形解析装置は、メモリ容量の少ない
波形記憶装置で、プログラム動作波形を見かけ上、連続
記憶できるため、不良解析、回路動作マージンの調査ま
たは任意ICの連続動作波形の解析が容易になり、不良
解析時間の短縮およびICの受入検査プログラムの開発
期間の短縮を図ることができるという効果がある。The continuous operation waveform analysis device of the present invention is a waveform storage device with a small memory capacity and can store program operation waveforms seemingly continuously, making it easy to analyze failures, investigate circuit operation margins, or analyze continuous operation waveforms of arbitrary ICs. This has the effect of shortening the failure analysis time and shortening the development period of an IC acceptance inspection program.
第1図は本発明の一実施例を示すブロック図、第2図は
第1図に示す各部の動作波形を示すタイムチャートであ
る。
A・・・・・・波形解析装置、B・・・・・・波形記憶
装置、C・・・・・・波形解析記憶装置、D・・・・・
パ波形出力装置、E・・・・・・被波形解析装置、a、
b、c、d・・・・・・波形伝達用イープル、e1*
eRe ’ + gl* gxt h”””制御信号用
ケーブル、F・・・・・・メモリスタート信号、G・・
・・・・メモリフル信号、I工・・・・・・メモリフル
信号、工・・・・・・プログラム停止信号、J・・・・
・・書込可能信号、K・・・・・・外部記憶信号、L・
・・・・・転送完了信号、M・・・・・・再スタート信
号、N・・・・・・動作波形メモリスタート信号。FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a time chart showing operation waveforms of each part shown in FIG. A: waveform analysis device, B: waveform storage device, C: waveform analysis storage device, D: waveform analysis storage device
waveform output device, E...waveform analysis device, a,
b, c, d...Yeple for waveform transmission, e1*
eRe' + gl* gxt h"""Control signal cable, F...Memory start signal, G...
...Memory full signal, I work...Memory full signal, Work...Program stop signal, J...
...Writable signal, K...External storage signal, L...
...Transfer completion signal, M...Restart signal, N...Operation waveform memory start signal.
Claims (1)
ラム制御装置と、前記プログラム制御装置の動作波形を
前記特定信号端子を制御しながら連続記憶する波形記憶
装置とを含むことを特徴とする連続動作波形解析装置。A continuous operation waveform analysis comprising: a program control device that temporarily stops by controlling a specific signal terminal; and a waveform storage device that continuously stores the operating waveform of the program control device while controlling the specific signal terminal. Device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60152010A JPS6212871A (en) | 1985-07-09 | 1985-07-09 | Device for analyzing waveform of continuous operation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60152010A JPS6212871A (en) | 1985-07-09 | 1985-07-09 | Device for analyzing waveform of continuous operation |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6212871A true JPS6212871A (en) | 1987-01-21 |
Family
ID=15531088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60152010A Pending JPS6212871A (en) | 1985-07-09 | 1985-07-09 | Device for analyzing waveform of continuous operation |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6212871A (en) |
-
1985
- 1985-07-09 JP JP60152010A patent/JPS6212871A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60213873A (en) | Logic analyzer | |
JPH03269376A (en) | Testing device for semiconductor device | |
JPS6212871A (en) | Device for analyzing waveform of continuous operation | |
US20230314513A1 (en) | In-circuit emulator device | |
JPS5939783B2 (en) | logical state tracker | |
JPS63148498A (en) | Memory device with self-disagnosing function | |
JPH04323755A (en) | Dma device | |
JPH0368039A (en) | Program passage address tracing device | |
JPS60123938A (en) | Debugging system of program | |
SU796860A1 (en) | Digital unit testing device | |
JPH03119449A (en) | Calculating device | |
JPS60171546A (en) | Debug system of input and output device | |
JPS6043762A (en) | Measurement system for maximum transfer capacity of transfer device | |
JPS59171096A (en) | Magnetic bubble memory device | |
JPH0443276U (en) | ||
JPS62140075A (en) | Debug apparatus | |
JPS607298B2 (en) | Scan-in control method | |
JPS582048U (en) | test equipment | |
JPS6393048A (en) | Test system for input/output device | |
JPS5966716A (en) | Sequence program debugging device | |
JPS57172263A (en) | Large scale integrated circuit testing device | |
JPH0322146A (en) | Microprogram control device | |
JPH0573347A (en) | Emulation device | |
JPS58152000U (en) | Ultraviolet erase type P-ROMIC test equipment | |
JPH04307601A (en) | Ladder program debugging method |