JPS6043762A - Measurement system for maximum transfer capacity of transfer device - Google Patents

Measurement system for maximum transfer capacity of transfer device

Info

Publication number
JPS6043762A
JPS6043762A JP15229183A JP15229183A JPS6043762A JP S6043762 A JPS6043762 A JP S6043762A JP 15229183 A JP15229183 A JP 15229183A JP 15229183 A JP15229183 A JP 15229183A JP S6043762 A JPS6043762 A JP S6043762A
Authority
JP
Japan
Prior art keywords
transfer
data
time
area
transfer device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15229183A
Other languages
Japanese (ja)
Inventor
Eiji Oguchi
小口 栄治
Mitsuo Sugiyama
光雄 杉山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15229183A priority Critical patent/JPS6043762A/en
Publication of JPS6043762A publication Critical patent/JPS6043762A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To measure the accurate transfer capacity of a transfer device with no use of a measuring instrument but by measuring the transfer capacity after programming it by a processor. CONSTITUTION:A processor writes data alpha of an optional area X of a memory 2 and starts a pseudo I/O device 4 to transfer the data different from the data alpha which is previously written to the area X from the device 4. Then the time during which the area X is rewritten by the data transferred from the device 4 is measured. That is, the time is measured between a time point when a byte X1 at the head of the area X of the memory 2 is rewritten by the data transferred from the device 4 and a time point when a byte X2 at the end of the area X is rewritten by the data transferred from the device 4 for said measurement.

Description

【発明の詳細な説明】 〔発明の技術分野〕 本発明は、転送装置とこれに接続され転送能力の大きい
擬似I10装置とを備えた電子計算機システムにおいて
、中央処理装置から擬似I10装置に対して一定長のデ
ータ転送を指示した起動を行って転送装置の最大転送能
力を測定する転送装置の最大転送能力の測定方式に関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention provides a computer system that includes a transfer device and a pseudo I10 device connected to the transfer device and has a large transfer capacity. The present invention relates to a method for measuring the maximum transfer capacity of a transfer device, which measures the maximum transfer capacity of the transfer device by activating the transfer device with an instruction to transfer a certain length of data.

〔従来技術と問題点〕[Prior art and problems]

第1図は転送装置の起動から終了報告までの時間経過を
説明する図である。
FIG. 1 is a diagram illustrating the passage of time from the activation of the transfer device to the completion report.

チャネル装置のような転送装置の最大転送能力を、中央
処理装置(CPU)からの起動及び監視によシ測定する
従来の方式は、第1図に示すように、中央処理装置(C
PU)からの起動指令(SIO)によりI10装置の起
動が成功した時点から、I10100終了報告が行われ
た時点までの時間Aを計測し、この時間Aからあらかじ
め理論的に算出しておいた起動時の遅延時間Bと終了時
の遅延時間Cとを差引いた時間(A−B−C)を算出す
ることによって最大転送時間を算出していた。ここで、
起動時の遅延時間Bは、起動された時点aから実際のデ
ータ転送が行われる時点すまでの時間であり、終了時の
遅延時間Cは、データ転送が終了した時点CからI10
100終了報告が行われる時点dまでの時間である。
The conventional method for measuring the maximum transfer capacity of a transfer device such as a channel device by starting and monitoring it from a central processing unit (CPU) is as shown in Figure 1.
The time A from the time when the I10 device is successfully started by the start command (SIO) from the PU) to the time when the I10100 completion report is made is measured, and the start-up is calculated theoretically in advance from this time A. The maximum transfer time was calculated by calculating the time (A-B-C) obtained by subtracting the delay time B at the time and the delay time C at the end. here,
The delay time B at the time of startup is the time from the time point a of startup to the time point when the actual data transfer is performed, and the delay time C at the time of termination is the time I10 from the time C when the data transfer is completed.
This is the time until time d when the 100 completion report is made.

このような従来の方式では、あらかじめ算出しておいた
遅延時間B及びCの値が、実際のシステムにおける真の
値である保証がないため、測定された最大転送能力は正
確性を欠くものであった。
In such conventional methods, there is no guarantee that the values of delay times B and C calculated in advance are the true values in the actual system, so the measured maximum transfer capacity lacks accuracy. there were.

この他には、測定器具を用いて直接転送装荷の信号の速
度を測定する方式もあるが、正確性はあっても測定器具
を用意しなければならないという問題がある。
Another method is to use a measuring instrument to directly measure the speed of the signal of the transferred load, but although it is accurate, there is a problem in that the measuring instrument must be prepared.

〔発明の目的〕[Purpose of the invention]

本発明は、上記の考察に基づくものであって、測定器具
を使用することなく、正確な測定値を得ることができる
転送装置の最大転送能力の測定方式を提供することを目
的とするものである。
The present invention is based on the above consideration, and an object of the present invention is to provide a method for measuring the maximum transfer capacity of a transfer device that can obtain accurate measurement values without using a measuring device. be.

〔発明の構成〕[Structure of the invention]

そのために本発明の転送装置の最大転送能力の測定方式
は、処理装置と、記憶装置と、転送装置と、該転送装置
に接続され且つ該転送装置より転送能力の大きい擬似入
出力装置とを備えた電子計算機システムにおいて、上記
処理装置は、上記擬似入出力装置に対して上記記憶装置
の特定領域にデータ転送を行うことを指示した起動を行
い、しかる後上記擬似入出力装雪から転送されてきたデ
ータにより上記特定領域の先頭1バイトのデータが書換
えられてから上記特定領域の最終1バイトのデータが書
換えられるまでの時間の測定を行い、更に上記時間の測
定を所定回数行って得られる合計時間と上記特定領域の
大きさと上記所定回数の値に基づいて上記転送装置の最
大転送能力を算出するように構成されたことを特徴とす
るものである。
For this purpose, the method for measuring the maximum transfer capacity of a transfer device according to the present invention includes a processing device, a storage device, a transfer device, and a pseudo input/output device connected to the transfer device and having a larger transfer capacity than the transfer device. In the computer system, the processing device starts up the pseudo input/output device by instructing it to transfer data to a specific area of the storage device, and then transfers data from the pseudo input/output device to a specific area of the storage device. The total amount obtained by measuring the time from when the first 1 byte of data in the specified area is rewritten to when the last 1 byte of data in the specified area is rewritten, and further measuring the above time a predetermined number of times. The present invention is characterized in that the maximum transfer capacity of the transfer device is calculated based on the time, the size of the specific area, and the value of the predetermined number of times.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の実施例を図面を参照しつつ説明する。 Embodiments of the present invention will be described below with reference to the drawings.

第2図は本発明が適用されるシステム構成を示す図、第
3図は本発明による測定時間を説明する図、第4図は本
発明の処理装置による転送能力の測定手順を説明する図
である。第2図において、1は処理装置、2は記憶装置
、3は被測定転送装置、4は擬似I10装置を示す。被
測定転送装置3と接続された擬似I10装置4は、被測
定転送装置3よシも明らかに転送能力が大きいものであ
る。処理装置工は、本体系のC”PU等であり、被測定
転送装置3の最大転送能力を測定するものである。本発
明は、処理装置1が、記憶装置2の任意の領域(X)に
成るデータ(α)を書込んだ後擬似I10装置4を起動
することKよって、擬似I10装置4から記憶装置2の
領域(、X )に予め書込まれたデータ(α)とは異な
るデータを転送させ、記憶装置2の領域(X)が擬似I
10装置4から転送されてきたデータにより書換えられ
る時間を測定するものである。その時間の測定は、記憶
装置2の領域(X)の、先頭1バイト(xt)が擬似I
10装置4から転送されてきたデータにより書換えられ
た時から、領域(X)の最終1バイ)(X2)が同様の
データにより書換えられた時までの時間を測定すること
によって行われる。その処理手順を第4図を参照しつつ
以下に説明する。
FIG. 2 is a diagram showing the system configuration to which the present invention is applied, FIG. 3 is a diagram explaining the measurement time according to the present invention, and FIG. 4 is a diagram explaining the procedure for measuring the transfer capacity by the processing device according to the present invention. be. In FIG. 2, 1 is a processing device, 2 is a storage device, 3 is a transfer device to be measured, and 4 is a pseudo I10 device. The pseudo I10 device 4 connected to the transfer device under test 3 clearly has a larger transfer capacity than the transfer device under test 3. The processing device is a C"PU or the like of the main system, and is used to measure the maximum transfer capacity of the transfer device 3 to be measured. In the present invention, the processing device 1 can access any area (X) of the storage device 2. By activating the pseudo I10 device 4 after writing the data (α) that becomes is transferred, and area (X) of storage device 2 becomes pseudo I.
10 to measure the time required for rewriting data transferred from the device 4. To measure the time, the first byte (xt) of the area (X) of the storage device 2 is
This is done by measuring the time from when the area (X) is rewritten with the data transferred from the device 4 to when the last byte (X2) of the area (X) is rewritten with the same data. The processing procedure will be explained below with reference to FIG.

■ 測定時間を0に設定する。次に■の処理を行う。■ Set the measurement time to 0. Next, perform the process (■).

■ 記憶装置2の任意の領域(X)に、擬似I10装置
4が転送するデータとは異なるデータ(α)を書込む。
(2) Write data (α) different from the data transferred by the pseudo I10 device 4 into an arbitrary area (X) of the storage device 2;

次に■の処理を行う。Next, perform the process (■).

■ 擬似I10装置4に対して、記憶装置2の領域(X
)にデータ転送を行うことを指示した起動を行う。次に
■の処理を行う。
■ For the pseudo I10 device 4, the storage device 2 area (X
) is started with instructions to transfer data. Next, perform the process (■).

■ 記憶装置2の領域(X)の先頭1バイト(Xl)の
データが(α)か否か、即ち擬似I10装置4から転送
されてきたデータにより書換えられていないか否かを調
べる。
(2) Check whether the data of the first byte (Xl) of the area (X) of the storage device 2 is (α), that is, whether it has been rewritten with data transferred from the pseudo I10 device 4.

YeSの場合にはNoになるまで待ち、Noの場合には
■の処理を行う。
In the case of Yes, wait until the result becomes No, and in the case of No, perform the process (2).

■ 記憶装置2の領域(X)の先頭1バイト(X、)の
データ(α)が擬似I10装置4から転送されてきたデ
ータによシ書換えられた時間(Ta)を測定する。次に
■の処理を行う。
(2) Measure the time (Ta) during which the data (α) of the first byte (X, ) of the area (X) of the storage device 2 is rewritten with the data transferred from the pseudo I10 device 4. Next, perform the process (■).

■ 記憶装置2の領域(X)の最終1ノ(イト(X2)
のデータ(α)が擬似I10装置4から転送されてきた
データによシ書換えられていない(X、=α)か否かを
調べる。
■ Last one (item (X2)) of area (X) of storage device 2
It is checked whether the data (α) has not been rewritten by the data transferred from the pseudo I10 device 4 (X,=α).

Yesの場合にはNoになるまで待ち、NOの場合には
■の処理を行う。
In the case of Yes, wait until the result becomes No, and in the case of No, perform the process (2).

■ 最終1バイ)(X2)のデータ(α)が擬似I10
装置から転送されてきたデータによシ書換えられた時間
Tbを測定する。次に■の処理を行う。
■ Last 1 byte) (X2) data (α) is pseudo I10
The time Tb during which the data transferred from the device is rewritten is measured. Next, perform the process (■).

■ データ転送に要した時間を計測して測定時間Tに加
算する。即ちT=T+(Tb−Ta)とする0次に■の
処理を行う。
■ Measure the time required for data transfer and add it to the measurement time T. That is, the process (2) is performed on the 0th order where T=T+(Tb-Ta).

■ 規定口4(tL)に達したか否かを調べる。■ Check whether the specified port 4 (tL) has been reached.

YeSの場合には[相]の処理を行い、NOの場合には
■の処理に戻る。
In the case of Yes, the process of [phase] is performed, and in the case of NO, the process returns to the process of ■.

[相] 被測定転送装置3の最大転送能力を算出する。[Phase] Calculate the maximum transfer capacity of the transfer device under test 3.

最大転送能力(バイト数7秒)は、(領域(X)のバイ
ト ×ル となる。なお、計測時間Tは、先に述べたように■ない
し■の処理を必要回数(n)実行することによシ得られ
た(Tb−4’a)の合計時間であるが、この単位は秒
の単位以上になることが望ましい。
The maximum transfer capacity (number of bytes in 7 seconds) is (bytes of area (X) × 1).The measurement time T is the number of times (n) of processes from ■ to ■ are executed as described above. This is the total time (Tb-4'a) obtained by this method, and it is desirable that the unit is the unit of seconds or more.

本発明による時間経過を示したのが第3図である。第3
図に示す測定時間Tから明らかなように、処理装置(C
PU)からの起動がかけられてデータ転送が実際に行わ
れるまでの遅延時間が含まれない正確な転送時間を測定
することができる。
FIG. 3 shows the passage of time according to the present invention. Third
As is clear from the measurement time T shown in the figure, the processing device (C
It is possible to accurately measure the transfer time, which does not include the delay time from the activation from the PU (PU) to the actual data transfer.

また、本発明は、その応用として、実I10装置を使用
することによυ、その装置(通常は転送装置より転送能
力が小さい)の転送能力を測定することかできる。
Further, as an application of the present invention, by using a real I10 device, the transfer ability of the device (which usually has a smaller transfer ability than the transfer device) can be measured.

〔発明の効果) ’ Jlij 以上の説明から明らかなように、本発明罠よれば、処理
装置によシブログラム化して転送能力を測定することに
よυ、測定器具をイ吏月]することなく、被測定転送装
置の転送能力に関する正確なイ直が測定できる。また、
従来のように被III定転送装置に関する遅延時間その
他の調査は何も必要としなくなる。
[Effects of the Invention] As is clear from the above explanation, according to the present invention, by converting the data into a siprogram using the processing device and measuring the transfer ability, it is possible to Accurate information regarding the transfer capability of the transfer device under test can be measured. Also,
There is no need to investigate delay times and other matters regarding the third-party transfer device as in the past.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はI10装置の起動から終了報告までの時間経過
を説明する図、第2図は本発明75に;’fA用される
システム構成を示す図、第3図は本発明による測定時間
を説明する図、第4図は本発明の処理装置による転送能
力の測定手順を説明する図である。 1・・・処理装置、2・・・記憶装置、3−・・被測定
転送装置、4・・・擬似I10装誼。 特許出願人 富士通株式会社 代理人弁理士 京 谷 四 部 臂 11カ ーf 3 図 律4m
Fig. 1 is a diagram explaining the time elapsed from the startup of the I10 device to the completion report, Fig. 2 is a diagram showing the system configuration used in the present invention 75, and Fig. 3 is a diagram showing the measurement time according to the present invention. The explanatory diagram, FIG. 4, is a diagram illustrating the procedure for measuring the transfer ability by the processing device of the present invention. DESCRIPTION OF SYMBOLS 1... Processing device, 2... Storage device, 3-... Transfer device to be measured, 4... Pseudo I10 equipment. Patent Applicant: Fujitsu Ltd. Representative Patent Attorney Kyotani Yotsubu 11 car f 3 diagram 4 m

Claims (1)

【特許請求の範囲】[Claims] 処理装置と、記憶装置と、転送装置と、該転送装置に接
続され且つ該転送装置よシ転送能力の大きい擬似入力装
置とを備えた電子計算機システムにおいて、上記処理装
置は、上記擬似入出力装置に対して上記記憶装置の特定
領域にデータ転送を行うことを指示した起動を行い、し
かる後上記擬似入出力装置から転送されてきたデータに
よシ上記特定領域の先頭1バイトのデータが書換えられ
てから上記特定領域の最終1バイトのデータが書領域の
大きさと上記所定回数の値に基づいて上記転送装置の最
大転送能力を算出するように構成されたことを特徴とす
る転送装置の最大転送能力の測定方式。
In an electronic computer system comprising a processing device, a storage device, a transfer device, and a pseudo input device connected to the transfer device and having a larger transfer capacity than the transfer device, the processing device includes the pseudo input/output device. is started with an instruction to transfer data to a specific area of the storage device, and then the first 1 byte of data in the specific area is rewritten with the data transferred from the pseudo input/output device. The maximum transfer capacity of the transfer device is characterized in that the transfer device is configured to calculate the maximum transfer capacity of the transfer device based on the size of the write area and the value of the predetermined number of times based on the data of the last 1 byte of the specific area after A method of measuring ability.
JP15229183A 1983-08-19 1983-08-19 Measurement system for maximum transfer capacity of transfer device Pending JPS6043762A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15229183A JPS6043762A (en) 1983-08-19 1983-08-19 Measurement system for maximum transfer capacity of transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15229183A JPS6043762A (en) 1983-08-19 1983-08-19 Measurement system for maximum transfer capacity of transfer device

Publications (1)

Publication Number Publication Date
JPS6043762A true JPS6043762A (en) 1985-03-08

Family

ID=15537313

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15229183A Pending JPS6043762A (en) 1983-08-19 1983-08-19 Measurement system for maximum transfer capacity of transfer device

Country Status (1)

Country Link
JP (1) JPS6043762A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007139069A (en) * 2005-11-17 2007-06-07 Aichi Mach Ind Co Ltd Transmission

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007139069A (en) * 2005-11-17 2007-06-07 Aichi Mach Ind Co Ltd Transmission

Similar Documents

Publication Publication Date Title
EP0435499B1 (en) Method and apparatus for software monitoring and development
JPS5827541B2 (en) Digital data system
JPS6043762A (en) Measurement system for maximum transfer capacity of transfer device
JPH0447340B2 (en)
JPS62141699A (en) Inspection method for semiconductor memory device
JP4478224B2 (en) Data collection method and apparatus
JP2572894B2 (en) Data transfer capability measurement method of channel processor
JP2612469B2 (en) Semiconductor test equipment
JP3163568B2 (en) IC test equipment
SU1179336A1 (en) Control unit
KR930011348B1 (en) Interface circuit between scsi and decoder ic
JPS6045853A (en) History diagnosing system
JPS6393048A (en) Test system for input/output device
JP2618526B2 (en) Acquisition method of measured data
JPS607554A (en) Measuring system for performance of computer system
JPH0261721A (en) Buffer memory controller
JPS59180300U (en) memory test equipment
JPS6248866B2 (en)
JPS62254248A (en) Ic card writing and reading device
JPS60171546A (en) Debug system of input and output device
JPS59123098A (en) Automatic measuring apparatus
JPH05257824A (en) Method for testing external storage device
JPS60256858A (en) Program loading system
JPS6212871A (en) Device for analyzing waveform of continuous operation
JPS6394166A (en) Waveform measuring instrument