JPS62126631A - Formation of contact electrode - Google Patents

Formation of contact electrode

Info

Publication number
JPS62126631A
JPS62126631A JP26656285A JP26656285A JPS62126631A JP S62126631 A JPS62126631 A JP S62126631A JP 26656285 A JP26656285 A JP 26656285A JP 26656285 A JP26656285 A JP 26656285A JP S62126631 A JPS62126631 A JP S62126631A
Authority
JP
Japan
Prior art keywords
film
films
insulating film
contact electrode
melting point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26656285A
Other languages
Japanese (ja)
Inventor
Kiyoto Watabe
毅代登 渡部
Koji Ozaki
浩司 小崎
Shigeru Kusunoki
茂 楠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP26656285A priority Critical patent/JPS62126631A/en
Publication of JPS62126631A publication Critical patent/JPS62126631A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)

Abstract

PURPOSE:To form contact electrodes having no disconnection even in a small contact by a method wherein, after the contact electrodes are each formed in advance in the shape of a high-melting point metal pillar, an insulating film is formed on the peripheries of the electrodes. CONSTITUTION:A nitriding film 20 is formed on a tungsten layer 6 which is used as a high-melting point metal layer by an LPCVD method and photo resist films 21 are formed only on the contact electrode forming parts. Then, nitriding films 20a are left on the contact electrode forming parts by performing an etching on the nitriding film 20 using the resist films 21 as masks and after the resist films 21 are removed, a heat treatment is performed in an atmosphere of oxygen. Whereupon, the parts not being covered with the nitriding films 20a are turned into tungsten oxide films and parts of the tungsten oxide films are turned into tungsten silicide layers 7. Thereafter, the nitriding films 20a are removed, an oxide film 22 is formed as a second insulating film by an LPCVD method, a second resist film 23 is formed thereon by coating and thereafter, the contact electrode forming parts are etched until tungsten layers 6a on the contact electrode forming parts are exposed in such conditions that etching rates of the resist film 23 and the oxide film 22 become equal.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体装置の微細コンタクト電極を形成す
る方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method of forming fine contact electrodes for semiconductor devices.

〔従来の技術〕[Conventional technology]

第2図A−Fは従来の電界効果トランジスタとそのコン
タクト電極の製造方法の主要段階における状態を示す断
面図である。まず、第2図Aに示すように、p形シリコ
ン基板(1)にゲート絶縁膜(2)およびゲート電極(
3)を形成し、このゲート電極(3)をマスクとして低
濃度のn形不純物工をイオン注入し、ソース・ドレイン
の低濃度n影領域(4)を形成する。次に、第2図Bに
示すように、減圧0VD(LOW Pressure 
Ohemica:L Vapor Depoeitio
n:以下LPOVDと記す)法で酸化膜(5)を堆積す
る。さらに第2図Cに示すように、RI E (Rea
ctive IonEtQhing :異方性エツチン
グ)によってゲート側壁部(sue WILII)にだ
け酸化膜(5a)を残し、その後高融点金属として、例
えばタングステン(6)を全面にスパッタして、第2図
りに示すように、熱処理を施してシリサイド化されたソ
ース・ドレイン電極(力およびゲート電極(3)上のタ
ングステン(6)をシリサイド化してシリサイド電極(
8)とし、ゲート側壁部上のタングステン(6)を除去
する。次に、第2図Eのように、酸化膜(9)を堆積さ
せた後、コンタクトを形成する領域以外をレジスト膜Q
O)で覆う。
FIGS. 2A-2F are cross-sectional views showing the main stages of a conventional field effect transistor and its contact electrode manufacturing method. First, as shown in FIG. 2A, a p-type silicon substrate (1) is coated with a gate insulating film (2) and a gate electrode (
3) is formed, and using this gate electrode (3) as a mask, low concentration n-type impurity ions are implanted to form low concentration n shadow regions (4) of the source and drain. Next, as shown in FIG. 2B, the reduced pressure is 0VD (LOW Pressure
Ohmica:L Vapor Depoeitio
An oxide film (5) is deposited by a method (hereinafter referred to as LPOVD). Furthermore, as shown in FIG. 2C, RI E (Rea
An oxide film (5a) is left only on the gate sidewalls by active IonEtQing (anisotropic etching), and then a high melting point metal such as tungsten (6) is sputtered over the entire surface, as shown in the second diagram. The tungsten (6) on the source/drain electrode (3) and the gate electrode (3) is silicided by heat treatment to form a silicide electrode (3).
8) and remove the tungsten (6) on the gate sidewall. Next, as shown in FIG. 2E, after depositing the oxide film (9), the resist film Q
Cover with O).

そして、このレジスト膜([1をマスクとして酸化膜(
9)をエツチングしレジスト除去稜、All配線(ロ)
を施して、素子が完成する。
Then, this resist film ([1] is used as a mask to form an oxide film (
9) Etch and remove the resist edge, All wiring (b)
The device is completed.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来のコンタクト電極の形成方法ではコンタクトホール
の寸法が小さくなると、このコンタクトホールを埋める
AIなどの電極金属による被覆が不十分となり、断線等
につながるという問題点があった。
Conventional methods for forming contact electrodes have had the problem that when the size of the contact hole becomes small, the contact hole is not covered sufficiently with electrode metal such as AI, leading to wire breakage and the like.

この発明は以上の問題点を解消するためになされたもの
で、小さなコンタクトでも断線のないコンタクト電極を
形成する方法を提供することを目的としている。
The present invention was made to solve the above problems, and an object of the present invention is to provide a method for forming a contact electrode without disconnection even in the case of a small contact.

〔問題点を解決するだめの手段〕[Failure to solve the problem]

この発明になるコンタクト電極の形成方法ではコンタク
ト電極を形成すべき下地導電体上に高融点金属層を形成
し更にその上のコンタクト電極形成部のみに絶縁膜を形
成した後に酸素雰囲気中で熱処理して露出高融点金属を
昇華させコンタクト電極としての高融点金属柱を残すも
のである。
In the method for forming a contact electrode according to the present invention, a high-melting point metal layer is formed on a base conductor on which a contact electrode is to be formed, and an insulating film is formed only on the contact electrode formation area thereon, followed by heat treatment in an oxygen atmosphere. The exposed high melting point metal is sublimated to leave a high melting point metal pillar as a contact electrode.

〔作用〕[Effect]

この発明では予め高融点金属柱の形でコンタクト電極を
形成した後にその周囲の絶縁膜を形成するので、コンタ
クトの寸法の小さい場合にも問題は生じない。
In the present invention, since the contact electrode is formed in advance in the form of a high-melting point metal column and then the insulating film is formed around it, no problem occurs even when the size of the contact is small.

〔実施例〕〔Example〕

第1図A−Eはこの発明の一実施例の主要段階での状態
を示す断面図で、第2図の従来例と同一符号は同等部分
を示す。
FIGS. 1A to 1E are cross-sectional views showing the main stages of an embodiment of the present invention, and the same reference numerals as in the conventional example of FIG. 2 indicate equivalent parts.

第1図Aまでは従来例の第2図Cまでと同一である0高
融点金属層であるタングステン(またはモリブデン)層
(6)の上に例えば第1の絶縁膜として窒化膜−をLP
OVD法で形成し、ホトリソグラフィ技術によって、コ
ンタクト電極形成部(「コンタクト部」と略称する)の
みにホトレジスト膜Qυを形成する(第1図B)。そし
て、このレジスト膜@1) ’&マスクとして窒化膜−
にエツチングを施して、コンタクト部に窒化膜(20a
)を残し、レジスト膜Qηを除去した後、酸素雰囲気中
で熱処理を施すと、窒化膜(20a )で覆われていな
い部分は酸化タングステンとなり、この物質は揮発性で
あるので一部除去され、一部タングステンシリサイド層
(7)になる。そして、窒化膜(20a)で覆われた部
分はタングステン層(6a)である(第1図0)oその
後、窒化膜(20a)を除去し、第2の絶縁膜として酸
化膜(イ)をLPOV])法で形成し、その上に第2の
レジスト膜(ホ)を塗布形成しく第1図D)、その後に
、レジスト膜(ホ)と酸化膜(イ)とのエツチングレー
トが等しいような条件でコンタクト部のタングステン層
(6a)が露出するまでエツチング(この工程をエツチ
ングレートという)を施し、その後、Al配線層(ハ)
を形成して、素子は完成する。(第1図E)。
The steps up to FIG. 1A are the same as the conventional example up to FIG.
A photoresist film Qυ is formed using the OVD method, and only on the contact electrode formation portion (abbreviated as “contact portion”) using photolithography (FIG. 1B). And this resist film @1) '& nitride film as a mask -
A nitride film (20a) is etched on the contact area.
), and after removing the resist film Qη, heat treatment is performed in an oxygen atmosphere, and the portion not covered with the nitride film (20a) becomes tungsten oxide, and since this substance is volatile, it is partially removed. A portion becomes a tungsten silicide layer (7). The part covered with the nitride film (20a) is a tungsten layer (6a) (Fig. 10). After that, the nitride film (20a) is removed and an oxide film (a) is formed as a second insulating film. LPOV]) method, and a second resist film (e) is coated on top of it (Fig. 1D). After that, the etching rate of the resist film (e) and the oxide film (a) are made equal. Etching is performed under the following conditions until the tungsten layer (6a) of the contact part is exposed (this process is called an etching rate), and then the Al wiring layer (6a) is etched.
is formed to complete the device. (Figure 1E).

なお、以上、FETに適用した場合を示したが、この発
明は半導体装置一般に適用できる。
Although the case where the present invention is applied to an FET has been described above, the present invention can be applied to semiconductor devices in general.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明によれば、コンタクト穴を形成
する代わりに、コンタクトの柱(高融点金属)を形成す
ることで、A/配線の断線等を防止出来る効果がある。
As described above, according to the present invention, by forming contact pillars (high melting point metal) instead of forming contact holes, it is possible to prevent disconnection of the A/wiring, etc.

【図面の簡単な説明】 第1図はこの発明の一実施例の主要工程段階における状
態を示す断面図、第2図は従来の電界効果トランジスタ
とそのコンタクト電極の製造方法の主要段階における状
態を示す断面図である0図において、(1)は半導体基
板、(6) 、 (6a)は高融点金属層、(イ)、 
(20a)は第1の絶縁膜、い)は第1のレジスト膜、
(イ)は第2の絶縁膜、(ハ)は第2のレジスト膜であ
る。 なお、図中同一符号は同一または相当部分を示す。
[Brief Description of the Drawings] Fig. 1 is a sectional view showing the main process steps of an embodiment of the present invention, and Fig. 2 shows the main steps of a conventional field effect transistor and its contact electrode manufacturing method. In Figure 0, which is a cross-sectional view, (1) is a semiconductor substrate, (6), (6a) are high melting point metal layers, (a),
(20a) is the first insulating film, b) is the first resist film,
(A) is the second insulating film, and (C) is the second resist film. Note that the same reference numerals in the figures indicate the same or corresponding parts.

Claims (1)

【特許請求の範囲】[Claims] (1)半導体基板上に高融点金属層を形成する工程、と
の高融点金属層の上に第1の絶縁膜を形成し、この第1
の絶縁膜上のコンタクト電極を形成すべき所望部位に第
1のレジスト膜を形成する工程、この第1のレジスト膜
をマスクとして上記第1の絶縁膜にエッチングを施し上
記所望部位にのみ上記第1の絶縁膜を残す工程、上記第
1のレジスト膜を除去した後、酸素雰囲気中で熱処理を
施して上記残存する第1の絶縁膜で覆われていない部分
の上記高融点金属層を酸化昇華させる工程、上記残存す
る第1の絶縁膜を除去した後、上記所望部位に残る上記
高融点金属層の上を含めて上記半導体基板上に第2の絶
縁膜を形成し更にその上に第2のレジスト膜を塗布形成
する工程、及び上記第2のレジスト膜と上記第2の絶縁
膜とに対して同一エッチングレートになるような条件で
上記高融点金属層が露出するまでエッチングを施す工程
を備え、上記高融点金属層からなるコンタクト電極を得
ることを特徴とするコンタクト電極の形成方法。
(1) forming a high melting point metal layer on the semiconductor substrate; forming a first insulating film on the high melting point metal layer;
forming a first resist film at a desired location on the insulating film where a contact electrode is to be formed; etching the first insulating film using the first resist film as a mask; and etching the first resist film only at the desired location; A step of leaving the first insulating film, after removing the first resist film, heat treatment is performed in an oxygen atmosphere to oxidize and sublimate the high melting point metal layer in the portion not covered with the remaining first insulating film. After removing the remaining first insulating film, a second insulating film is formed on the semiconductor substrate including on the high melting point metal layer remaining in the desired region, and further a second insulating film is formed on the semiconductor substrate. a step of applying and forming a resist film, and a step of etching the second resist film and the second insulating film under conditions such that the etching rate is the same until the high melting point metal layer is exposed. A method for forming a contact electrode, comprising: obtaining a contact electrode made of the high melting point metal layer.
JP26656285A 1985-11-27 1985-11-27 Formation of contact electrode Pending JPS62126631A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26656285A JPS62126631A (en) 1985-11-27 1985-11-27 Formation of contact electrode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26656285A JPS62126631A (en) 1985-11-27 1985-11-27 Formation of contact electrode

Publications (1)

Publication Number Publication Date
JPS62126631A true JPS62126631A (en) 1987-06-08

Family

ID=17432556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26656285A Pending JPS62126631A (en) 1985-11-27 1985-11-27 Formation of contact electrode

Country Status (1)

Country Link
JP (1) JPS62126631A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2636472A1 (en) * 1988-09-09 1990-03-16 France Etat SELF-ALIGNED FORMATION PROCESS FOR TUNGSTEN SILICIDE

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2636472A1 (en) * 1988-09-09 1990-03-16 France Etat SELF-ALIGNED FORMATION PROCESS FOR TUNGSTEN SILICIDE
US5075251A (en) * 1988-09-09 1991-12-24 L'etat Francais Tungsten silicide self-aligned formation process

Similar Documents

Publication Publication Date Title
JP3412277B2 (en) Thin film transistor and method of manufacturing the same
JPH04360581A (en) Manufacture of field-effect transistor
JPS62126631A (en) Formation of contact electrode
JP3196241B2 (en) Method for manufacturing semiconductor device
KR960004087B1 (en) Contact hole forming method of self aligned silicid
JPH06232155A (en) Manufacture of semiconductor device
JPH04206775A (en) Thin film transistor
KR100338095B1 (en) Method for forming contact hole in semiconductor device
JPH04162519A (en) Manufacture of mos semiconductor device
KR100250686B1 (en) Manufacturing method of a semiconductor device
JPH0213929B2 (en)
JPS63129664A (en) Manufacture of semiconductor device
JPS62274715A (en) Manufacture of semiconductor device
JPH01251669A (en) Manufacture of field effect transistor
JPS62104078A (en) Manufacture of semiconductor integrated circuit device
JP2667840B2 (en) Method for manufacturing compound semiconductor device
JPH0444250A (en) Manufacture of semiconductor device
JPS60110163A (en) Manufacture of mos transistor
JPH07240461A (en) Fabrication of semiconductor device
JPS6235554A (en) Semiconductor device and manufacture thereof
JPS63169765A (en) Manufacture of semiconductor device
JPH0582547A (en) Manufacture of semiconductor device
JPS61174773A (en) Manufacture of field effect transistor
JPS62159473A (en) Manufacture of semiconductor device
JPS63153859A (en) Manufacture of semiconductor element