JPS62117349A - 電子部品封止用キヤツプとその製造方法 - Google Patents

電子部品封止用キヤツプとその製造方法

Info

Publication number
JPS62117349A
JPS62117349A JP60257425A JP25742585A JPS62117349A JP S62117349 A JPS62117349 A JP S62117349A JP 60257425 A JP60257425 A JP 60257425A JP 25742585 A JP25742585 A JP 25742585A JP S62117349 A JPS62117349 A JP S62117349A
Authority
JP
Japan
Prior art keywords
cap
film
organic resin
resin
sealing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60257425A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0380348B2 (enExample
Inventor
Yoshitaka Ono
嘉隆 小野
Hajime Yatsu
矢津　一
Keiji Adachi
圭司 足立
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP60257425A priority Critical patent/JPS62117349A/ja
Publication of JPS62117349A publication Critical patent/JPS62117349A/ja
Publication of JPH0380348B2 publication Critical patent/JPH0380348B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP60257425A 1985-11-16 1985-11-16 電子部品封止用キヤツプとその製造方法 Granted JPS62117349A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60257425A JPS62117349A (ja) 1985-11-16 1985-11-16 電子部品封止用キヤツプとその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60257425A JPS62117349A (ja) 1985-11-16 1985-11-16 電子部品封止用キヤツプとその製造方法

Publications (2)

Publication Number Publication Date
JPS62117349A true JPS62117349A (ja) 1987-05-28
JPH0380348B2 JPH0380348B2 (enExample) 1991-12-24

Family

ID=17306188

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60257425A Granted JPS62117349A (ja) 1985-11-16 1985-11-16 電子部品封止用キヤツプとその製造方法

Country Status (1)

Country Link
JP (1) JPS62117349A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6165816A (en) * 1996-06-13 2000-12-26 Nikko Company Fabrication of electronic components having a hollow package structure with a ceramic lid

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6165816A (en) * 1996-06-13 2000-12-26 Nikko Company Fabrication of electronic components having a hollow package structure with a ceramic lid

Also Published As

Publication number Publication date
JPH0380348B2 (enExample) 1991-12-24

Similar Documents

Publication Publication Date Title
US7501309B2 (en) Standoffs for centralizing internals in packaging process
US5286679A (en) Method for attaching a semiconductor die to a leadframe using a patterned adhesive layer
US6664646B2 (en) Chip-on-board assemblies, carrier assemblies and carrier substrates using residual organic compounds to facilitate gate break
US5087961A (en) Semiconductor device package
KR100510556B1 (ko) 초박형 반도체 패키지 및 그 제조방법
US3691289A (en) Packaging of semiconductor devices
US20040014255A1 (en) Thick solder mask for confining encapsulant material over selected locations of a substrate, assemblies including the solder mask, and methods
JPWO1999065075A1 (ja) 半導体装置及びその製造方法
US6404069B2 (en) Use of oxide surface to facilitate gate break on a carrier substrate for a semiconductor device
WO1989004552A1 (en) Method and means of fabricating a semiconductor device package
US20070045835A1 (en) Chip package structure
JPS608426Y2 (ja) 半導体ウエハ−の保持基板
JP2003249510A (ja) 半導体封止方法
JPS62117349A (ja) 電子部品封止用キヤツプとその製造方法
JPH0358541B2 (enExample)
JPS629728Y2 (enExample)
WO1996013066A1 (en) Method of attaching integrated circuit dies by rolling adhesives onto semiconductor wafers
JP4521078B2 (ja) 半導体装置の製造方法
JP4679991B2 (ja) 半導体装置
JPS6240754A (ja) ピングリッドアレイ
JPS6240749A (ja) ピングリツドアレイ
JPH11224883A (ja) 樹脂封止半導体装置の製造方法および樹脂封止半導体装置
JPH04207046A (ja) 樹脂封止型半導体装置およびその製造方法
JPH0828436B2 (ja) 気密封止型半導体装置の製造方法
JP2750451B2 (ja) 膜素子付き電子部品搭載用基板