JPS62110796U - - Google Patents
Info
- Publication number
- JPS62110796U JPS62110796U JP20255185U JP20255185U JPS62110796U JP S62110796 U JPS62110796 U JP S62110796U JP 20255185 U JP20255185 U JP 20255185U JP 20255185 U JP20255185 U JP 20255185U JP S62110796 U JPS62110796 U JP S62110796U
- Authority
- JP
- Japan
- Prior art keywords
- address
- row
- data
- column
- inputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20255185U JPS62110796U (cs) | 1985-12-27 | 1985-12-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20255185U JPS62110796U (cs) | 1985-12-27 | 1985-12-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62110796U true JPS62110796U (cs) | 1987-07-15 |
Family
ID=31167040
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20255185U Pending JPS62110796U (cs) | 1985-12-27 | 1985-12-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62110796U (cs) |
-
1985
- 1985-12-27 JP JP20255185U patent/JPS62110796U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO1992011638A2 (en) | Hidden refresh of a dynamic random access memory | |
| JPS63146298A (ja) | 可変語長シフトレジスタ | |
| KR930024012A (ko) | 반도체 기억장치 | |
| KR950010564B1 (en) | Data output buffer of synchronous semiconductor memory device | |
| KR960006039A (ko) | 반도체 기억 장치 | |
| KR890017705A (ko) | 반도체메모리장치 | |
| JPS62110796U (cs) | ||
| JPS62103898A (ja) | ダイナミツクランダムアクセスメモリ装置 | |
| JPH10255468A (ja) | Ｄｒａｍのリフレッシュ装置 | |
| JPS60157798A (ja) | 半導体メモリ | |
| JPS6452198U (cs) | ||
| JP2507103B2 (ja) | メモリシステム | |
| JPS63155495A (ja) | 擬似スタテイツクメモリ装置 | |
| JPS5931154B2 (ja) | 半導体記憶装置 | |
| JPH0725920Y2 (ja) | 半導体記憶装置 | |
| JPS5720979A (en) | Memory control system | |
| JPH0265295U (cs) | ||
| JPS63149497U (cs) | ||
| JPH0197498U (cs) | ||
| JPS6448799U (cs) | ||
| JPH0280399U (cs) | ||
| IT1052611B (it) | Perfezionamento nelle memorie ad accesso casuale a circuito integrato misfet | |
| JPH0554655A (ja) | 半導体メモリ装置 | |
| JPS62150800U (cs) | ||
| JPS59162691A (ja) | ダイナミツクｒａｍ |