JPH0197498U - - Google Patents
Info
- Publication number
- JPH0197498U JPH0197498U JP19237787U JP19237787U JPH0197498U JP H0197498 U JPH0197498 U JP H0197498U JP 19237787 U JP19237787 U JP 19237787U JP 19237787 U JP19237787 U JP 19237787U JP H0197498 U JPH0197498 U JP H0197498U
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- write control
- predetermined level
- outside
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 5
- 230000007704 transition Effects 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19237787U JPH0197498U (cs) | 1987-12-17 | 1987-12-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19237787U JPH0197498U (cs) | 1987-12-17 | 1987-12-17 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0197498U true JPH0197498U (cs) | 1989-06-28 |
Family
ID=31483239
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19237787U Pending JPH0197498U (cs) | 1987-12-17 | 1987-12-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0197498U (cs) |
-
1987
- 1987-12-17 JP JP19237787U patent/JPH0197498U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0563082B1 (en) | Hidden refresh of a dynamic random access memory | |
| JP2856598B2 (ja) | ダイナミックランダムアクセスメモリ装置 | |
| KR850008023A (ko) | 반도체 기억장치 | |
| JPH0636593A (ja) | 半導体記憶装置 | |
| JPH06124587A (ja) | ダイナミックランダムアクセスメモリ装置 | |
| JPS61170200U (cs) | ||
| JPH0770214B2 (ja) | 半導体記憶装置 | |
| US5305271A (en) | Circuit for controlling an output of a semiconductor memory | |
| US4934826A (en) | Block partitioned dynamic semiconductor memory device | |
| JPH0315278B2 (cs) | ||
| US4901282A (en) | Power efficient static-column DRAM | |
| JPH0197498U (cs) | ||
| JPH0325871B2 (cs) | ||
| JPS6031038B2 (ja) | 半導体記憶装置 | |
| JP3066864B2 (ja) | ダイナミック・ランダム・アクセス・メモリ装置 | |
| JPS61227295A (ja) | 半導体記憶装置 | |
| JPS57208686A (en) | Semiconductor storage device | |
| JPS6150285A (ja) | シリアルメモリ装置 | |
| JPS63155495A (ja) | 擬似スタテイツクメモリ装置 | |
| JPS6448800U (cs) | ||
| JPH0725920Y2 (ja) | 半導体記憶装置 | |
| JPS6448799U (cs) | ||
| JPS5931154B2 (ja) | 半導体記憶装置 | |
| JPS62150800U (cs) | ||
| JPH037962Y2 (cs) |