JPS6210389B2 - - Google Patents
Info
- Publication number
- JPS6210389B2 JPS6210389B2 JP54140644A JP14064479A JPS6210389B2 JP S6210389 B2 JPS6210389 B2 JP S6210389B2 JP 54140644 A JP54140644 A JP 54140644A JP 14064479 A JP14064479 A JP 14064479A JP S6210389 B2 JPS6210389 B2 JP S6210389B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- timing signal
- signal
- test
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 16
- 239000004065 semiconductor Substances 0.000 claims description 10
- 238000012360 testing method Methods 0.000 description 46
- 239000000872 buffer Substances 0.000 description 23
- 239000013256 coordination polymer Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 8
- 238000011990 functional testing Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14064479A JPS5664667A (en) | 1979-10-31 | 1979-10-31 | Semiconductor integrated circuit system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14064479A JPS5664667A (en) | 1979-10-31 | 1979-10-31 | Semiconductor integrated circuit system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5664667A JPS5664667A (en) | 1981-06-01 |
JPS6210389B2 true JPS6210389B2 (enrdf_load_stackoverflow) | 1987-03-05 |
Family
ID=15273452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14064479A Granted JPS5664667A (en) | 1979-10-31 | 1979-10-31 | Semiconductor integrated circuit system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5664667A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3247834A1 (de) * | 1982-12-23 | 1984-06-28 | Siemens AG, 1000 Berlin und 8000 München | Schaltkreis-baustein |
-
1979
- 1979-10-31 JP JP14064479A patent/JPS5664667A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5664667A (en) | 1981-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5781558A (en) | Diagnostic memory access | |
US4860290A (en) | Logic circuit having individually testable logic modules | |
US4754215A (en) | Self-diagnosable integrated circuit device capable of testing sequential circuit elements | |
US4975641A (en) | Integrated circuit and method for testing the integrated circuit | |
EP0180196A2 (en) | Programmable counter/timer device | |
US5911039A (en) | Integrated circuit device comprising a plurality of functional modules each performing predetermined function | |
US5406567A (en) | Off-line test circuit of a semiconnector integrated logic circuit | |
RU2138075C1 (ru) | Микрокомпьютер с развитыми средствами поддержки | |
US5087953A (en) | Flexible gate array system for combinatorial logic | |
JPS6210389B2 (enrdf_load_stackoverflow) | ||
US5341380A (en) | Large-scale integrated circuit device | |
KR100207511B1 (ko) | 다수개의 테스트 모드 설정 방법 및 그에 따른 장치 | |
US5850509A (en) | Circuitry for propagating test mode signals associated with a memory array | |
JPH01239485A (ja) | 大規模集積回路 | |
JP2877505B2 (ja) | Lsi実装ボード及びデータ処理装置 | |
JPS6041140A (ja) | 半導体集積回路内蔵romのデバツグ装置 | |
JPH05151017A (ja) | マイクロコンピユータ | |
JPH06324906A (ja) | シングルチップマイクロコンピュータ | |
US5717698A (en) | Method and apparatus for testing a network with a programmable logic matrix | |
JP2935710B2 (ja) | プロセッサ集積回路装置のテスト装置 | |
EP0173257A2 (en) | Integrated circuit device | |
JPH06300821A (ja) | コントローラ内蔵のlsi | |
JPH0575985B2 (enrdf_load_stackoverflow) | ||
JPH07249983A (ja) | フィールドプログラム可能なゲートアレイのローディング方式 | |
JPS62125441A (ja) | 1チツプマイクロコンピユ−タ |