JPS6187446A - クロツク同期方式 - Google Patents
クロツク同期方式Info
- Publication number
- JPS6187446A JPS6187446A JP59204731A JP20473184A JPS6187446A JP S6187446 A JPS6187446 A JP S6187446A JP 59204731 A JP59204731 A JP 59204731A JP 20473184 A JP20473184 A JP 20473184A JP S6187446 A JPS6187446 A JP S6187446A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- clock
- signal
- code
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 13
- 238000001514 detection method Methods 0.000 claims abstract description 11
- 230000000737 periodic effect Effects 0.000 claims abstract 2
- 238000000034 method Methods 0.000 claims description 9
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 230000001360 synchronised effect Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 3
- 230000010363 phase shift Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000018199 S phase Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000003306 harvesting Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/407—Bus networks with decentralised control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59204731A JPS6187446A (ja) | 1984-09-28 | 1984-09-28 | クロツク同期方式 |
US06/775,565 US4689785A (en) | 1984-09-14 | 1985-09-13 | Data transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59204731A JPS6187446A (ja) | 1984-09-28 | 1984-09-28 | クロツク同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6187446A true JPS6187446A (ja) | 1986-05-02 |
JPH0325101B2 JPH0325101B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-04-05 |
Family
ID=16495377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59204731A Granted JPS6187446A (ja) | 1984-09-14 | 1984-09-28 | クロツク同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6187446A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54128643A (en) * | 1978-03-28 | 1979-10-05 | Ampex | Improved biphase decoder system |
JPS55124343A (en) * | 1979-03-20 | 1980-09-25 | Hitachi Ltd | Clock signal extracting system |
-
1984
- 1984-09-28 JP JP59204731A patent/JPS6187446A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54128643A (en) * | 1978-03-28 | 1979-10-05 | Ampex | Improved biphase decoder system |
JPS55124343A (en) * | 1979-03-20 | 1980-09-25 | Hitachi Ltd | Clock signal extracting system |
Also Published As
Publication number | Publication date |
---|---|
JPH0325101B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4216544A (en) | Digital clock recovery circuit | |
US20020199124A1 (en) | System and method for synchronizing data transfer across a clock domain boundary | |
US20020196886A1 (en) | SYNC pulse compensation and regeneration in a clock synchronizer controller | |
JP2704103B2 (ja) | 位相比較回路 | |
US6072370A (en) | Clock extraction circuit | |
JPH0918525A (ja) | 識別・タイミング抽出回路 | |
JPS6187446A (ja) | クロツク同期方式 | |
US4395773A (en) | Apparatus for identifying coded information without internal clock synchronization | |
JPH0653955A (ja) | パラレルビット同期方式 | |
JP2666708B2 (ja) | データ転送装置 | |
JPH0157539B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6166433A (ja) | クロツク同期回路 | |
JPH05336091A (ja) | バス通信システム | |
SU1467783A1 (ru) | Устройство дл формировани частотно-манипулированного сигнала | |
JPS60190024A (ja) | デイジタル位相同期回路 | |
KR950001927B1 (ko) | 디지탈 데이타 동기 신호 검출회로 | |
JP3427761B2 (ja) | 同期回路 | |
JPH01180118A (ja) | ディジタルpll回路 | |
JPH0514422A (ja) | パルス整形回路 | |
SU1099406A2 (ru) | Устройство дл передачи информации с частотной манипул цией | |
SU784016A1 (ru) | Устройство тактовой синхронизации | |
JPH0685802A (ja) | タイミング同期方式 | |
JPS5819055A (ja) | クロツク再生回路 | |
JPH04186942A (ja) | フレーム同期方法 | |
JPH0311140B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |