JPS6165623A - Cmosセレクタ回路 - Google Patents
Cmosセレクタ回路Info
- Publication number
- JPS6165623A JPS6165623A JP59186488A JP18648884A JPS6165623A JP S6165623 A JPS6165623 A JP S6165623A JP 59186488 A JP59186488 A JP 59186488A JP 18648884 A JP18648884 A JP 18648884A JP S6165623 A JPS6165623 A JP S6165623A
- Authority
- JP
- Japan
- Prior art keywords
- selector circuit
- inputs
- selector
- control signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59186488A JPS6165623A (ja) | 1984-09-07 | 1984-09-07 | Cmosセレクタ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59186488A JPS6165623A (ja) | 1984-09-07 | 1984-09-07 | Cmosセレクタ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6165623A true JPS6165623A (ja) | 1986-04-04 |
| JPH042008B2 JPH042008B2 (https=) | 1992-01-16 |
Family
ID=16189362
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59186488A Granted JPS6165623A (ja) | 1984-09-07 | 1984-09-07 | Cmosセレクタ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6165623A (https=) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62105524A (ja) * | 1985-11-01 | 1987-05-16 | Nec Corp | 信号選択回路 |
| JPS62241425A (ja) * | 1986-04-14 | 1987-10-22 | Matsushita Electric Ind Co Ltd | 電子スイツチ装置 |
| JPH01132215A (ja) * | 1987-11-18 | 1989-05-24 | Fujitsu Ltd | 半導体装置 |
| JPH02185113A (ja) * | 1989-01-12 | 1990-07-19 | Nec Corp | 信号選択回路 |
| US5170160A (en) * | 1989-05-09 | 1992-12-08 | Gte Laboratories Incorporated | Broadband tree switch architecture for reducing pulse width narrowing and power dissipation |
| US5247301A (en) * | 1990-09-20 | 1993-09-21 | Hitachi, Ltd. | Analog-to-digital conversion method and apparatus with a controlled switch for high-speed conversion |
| JPH0629812A (ja) * | 1992-07-09 | 1994-02-04 | Toshiba Corp | 電位データ選択回路 |
| US5285202A (en) * | 1989-05-04 | 1994-02-08 | Gte Laboratories Incorporated | Broadband switch using deactivated crosspoints for establishing switching paths |
| EP0511711A3 (en) * | 1991-05-01 | 1995-03-15 | Philips Nv | Programmable combinational logic circuit |
| WO1995020302A1 (en) * | 1994-01-19 | 1995-07-27 | Telefonaktiebolaget Lm Ericsson | Power reduction in time-space switches |
| US5465087A (en) * | 1989-05-04 | 1995-11-07 | Gte Laboratories Incorporated | Broadband switch |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5746535A (en) * | 1980-09-05 | 1982-03-17 | Toshiba Corp | Mos type circuit |
-
1984
- 1984-09-07 JP JP59186488A patent/JPS6165623A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5746535A (en) * | 1980-09-05 | 1982-03-17 | Toshiba Corp | Mos type circuit |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62105524A (ja) * | 1985-11-01 | 1987-05-16 | Nec Corp | 信号選択回路 |
| JPS62241425A (ja) * | 1986-04-14 | 1987-10-22 | Matsushita Electric Ind Co Ltd | 電子スイツチ装置 |
| JPH01132215A (ja) * | 1987-11-18 | 1989-05-24 | Fujitsu Ltd | 半導体装置 |
| JPH02185113A (ja) * | 1989-01-12 | 1990-07-19 | Nec Corp | 信号選択回路 |
| US5285202A (en) * | 1989-05-04 | 1994-02-08 | Gte Laboratories Incorporated | Broadband switch using deactivated crosspoints for establishing switching paths |
| US5465087A (en) * | 1989-05-04 | 1995-11-07 | Gte Laboratories Incorporated | Broadband switch |
| US5170160A (en) * | 1989-05-09 | 1992-12-08 | Gte Laboratories Incorporated | Broadband tree switch architecture for reducing pulse width narrowing and power dissipation |
| US5247301A (en) * | 1990-09-20 | 1993-09-21 | Hitachi, Ltd. | Analog-to-digital conversion method and apparatus with a controlled switch for high-speed conversion |
| EP0511711A3 (en) * | 1991-05-01 | 1995-03-15 | Philips Nv | Programmable combinational logic circuit |
| JPH0629812A (ja) * | 1992-07-09 | 1994-02-04 | Toshiba Corp | 電位データ選択回路 |
| WO1995020302A1 (en) * | 1994-01-19 | 1995-07-27 | Telefonaktiebolaget Lm Ericsson | Power reduction in time-space switches |
| US5617414A (en) * | 1994-01-19 | 1997-04-01 | Telefonaktiebolaget Lm Ericsson | Power reduction in time-space switches |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH042008B2 (https=) | 1992-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3974366A (en) | Integrated, programmable logic arrangement | |
| US5670904A (en) | Programmable digital delay unit | |
| JPS61224520A (ja) | 構成を変更可能な論理要素 | |
| JPS6165623A (ja) | Cmosセレクタ回路 | |
| US5497107A (en) | Multiple, selectable PLAS having shared inputs and outputs | |
| US4214173A (en) | Synchronous binary counter utilizing a pipeline toggle signal propagation technique | |
| US4691302A (en) | Circuit arrangement comprising a matrix-shaped memory arrangement for variably adjustable delay of digital signals | |
| JPH0876976A (ja) | Xor回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| JPH10188566A (ja) | バーストカウンター回路 | |
| US4733365A (en) | Logic arithmetic circuit | |
| US6815984B1 (en) | Push/pull multiplexer bit | |
| US4808857A (en) | Sense amplifier circuit for switching plural inputs at low power | |
| US6300801B1 (en) | Or gate circuit and state machine using the same | |
| US5692026A (en) | Apparatus for reducing capacitive loading of clock and shift signals by shifting register-based devices | |
| US3970865A (en) | Pseudo-complementary decode driver | |
| US5455531A (en) | Flip-flop circuit | |
| US6434071B1 (en) | Circuit and method of selectively activating feedback devices for local bit lines in a memory | |
| JP2518642B2 (ja) | レジスタ回路 | |
| US5513141A (en) | Single port register | |
| KR100261865B1 (ko) | 비교 장치 | |
| KR100278922B1 (ko) | 로오 어드레스 래치회로 | |
| JPH06140853A (ja) | アナログ信号制御回路 | |
| JPH02305212A (ja) | 経路の敏感化を利用する広帯域空間スイッチ | |
| JPS6370995A (ja) | アドレスデコーダ | |
| JPH03283815A (ja) | 出力バッファ回路 |