JPS6161421B2 - - Google Patents
Info
- Publication number
- JPS6161421B2 JPS6161421B2 JP55118745A JP11874580A JPS6161421B2 JP S6161421 B2 JPS6161421 B2 JP S6161421B2 JP 55118745 A JP55118745 A JP 55118745A JP 11874580 A JP11874580 A JP 11874580A JP S6161421 B2 JPS6161421 B2 JP S6161421B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- counter
- register
- test
- base address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55118745A JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55118745A JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5743252A JPS5743252A (en) | 1982-03-11 |
| JPS6161421B2 true JPS6161421B2 (OSRAM) | 1986-12-25 |
Family
ID=14744001
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55118745A Granted JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5743252A (OSRAM) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59101100A (ja) * | 1982-12-02 | 1984-06-11 | Fujitsu Ltd | 記憶装置の試験方式 |
| JPH0172628U (OSRAM) * | 1987-10-30 | 1989-05-16 |
-
1980
- 1980-08-28 JP JP55118745A patent/JPS5743252A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5743252A (en) | 1982-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0149048B1 (en) | Method and apparatus for testing semiconductor devices | |
| US4404519A (en) | Testing embedded arrays in large scale integrated circuits | |
| EP0023419B1 (en) | A method and a device for testing a logic circuit | |
| KR900004889B1 (ko) | 테스트 패턴 제너레이터 | |
| US4167780A (en) | Data processing unit having scan-in and scan-out means | |
| US3719885A (en) | Statistical logic test system having a weighted random test pattern generator | |
| US4435806A (en) | Device for testing a circuit comprising sequential and combinatorial logic elements | |
| KR910005064A (ko) | 제어신호 발생 방법 및 장치 | |
| EP0297398B1 (en) | A processing pulse control circuit | |
| JP2823475B2 (ja) | テスト・パターン発生装置 | |
| JPH0641966B2 (ja) | パタ−ン発生装置 | |
| US4789835A (en) | Control of signal timing apparatus in automatic test systems using minimal memory | |
| US4837521A (en) | Delay line control system for automatic test equipment | |
| KR20050094900A (ko) | 미리 기억된 가중치를 사용하는 가중치 랜덤 패턴 시험 | |
| EP0266873A2 (en) | Programmable logic array | |
| US6223318B1 (en) | IC tester having region in which various test conditions are stored | |
| JPS6161421B2 (OSRAM) | ||
| EP0266874B1 (en) | Programmable logic array | |
| JPH0641968B2 (ja) | デイジタル回路試験装置 | |
| EP0714170A2 (en) | Analog-to-digital converter with writable result register | |
| US4760377A (en) | Decompaction of stored data in automatic test systems | |
| JP3185426B2 (ja) | メモリデバイス検査用データ転送回路 | |
| JPS59116064A (ja) | 論理回路試験装置 | |
| EP0642136A2 (en) | Apparatus for generating address data | |
| JP2964487B2 (ja) | カウンタ |