JPS6161410B2 - - Google Patents

Info

Publication number
JPS6161410B2
JPS6161410B2 JP56000619A JP61981A JPS6161410B2 JP S6161410 B2 JPS6161410 B2 JP S6161410B2 JP 56000619 A JP56000619 A JP 56000619A JP 61981 A JP61981 A JP 61981A JP S6161410 B2 JPS6161410 B2 JP S6161410B2
Authority
JP
Japan
Prior art keywords
supplied
switch
multiplier
adder
subtractor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56000619A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57114941A (en
Inventor
Hiroshi Mobara
Norishige Tanaka
Yukihiro Saeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56000619A priority Critical patent/JPS57114941A/ja
Publication of JPS57114941A publication Critical patent/JPS57114941A/ja
Publication of JPS6161410B2 publication Critical patent/JPS6161410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP56000619A 1981-01-06 1981-01-06 Multiplication circuit Granted JPS57114941A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56000619A JPS57114941A (en) 1981-01-06 1981-01-06 Multiplication circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56000619A JPS57114941A (en) 1981-01-06 1981-01-06 Multiplication circuit

Publications (2)

Publication Number Publication Date
JPS57114941A JPS57114941A (en) 1982-07-17
JPS6161410B2 true JPS6161410B2 (enExample) 1986-12-25

Family

ID=11478738

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56000619A Granted JPS57114941A (en) 1981-01-06 1981-01-06 Multiplication circuit

Country Status (1)

Country Link
JP (1) JPS57114941A (enExample)

Also Published As

Publication number Publication date
JPS57114941A (en) 1982-07-17

Similar Documents

Publication Publication Date Title
Skavantzos et al. Implementation issues of the two-level residue number system with pairs of conjugate moduli
JPS595350A (ja) 組合わせ乗算器
US5930160A (en) Multiply accumulate unit for processing a signal and method of operation
JPH04205026A (ja) 除算回路
RU2717915C1 (ru) Вычислительное устройство
JPS6161410B2 (enExample)
KR100513160B1 (ko) 감소된 면적을 갖는 캐리 예측 가산기
Chren Jr Low delay-power product CMOS design using one-hot residue coding
JPS58137045A (ja) 並列乗算器
JP2606326B2 (ja) 乗算器
JP2529229B2 (ja) コサイン変換装置
JP3190826B2 (ja) 積和演算装置
RU2839987C1 (ru) Умножитель чисел по произвольному модулю
JP2569976B2 (ja) ディジタルフィルタ
Parhami Analysis of tabular methods for modular reduction
JP3461252B2 (ja) 乗算方法
Deb et al. FPGA based Matrix Multiplication Accelerator
JP2705640B2 (ja) 積和演算器
JP2797467B2 (ja) 量子化器および逆量子化器
KR100292067B1 (ko) 이산시간셀룰러신경회로망용셀
JPH0683852A (ja) アルファ合成演算器
JP3130797B2 (ja) 積和演算処理方法およびその装置
JP2629731B2 (ja) 積和演算回路
JPS60254372A (ja) 積和演算装置
KR0136486B1 (ko) 변형 부스 곱셈기