JPS6161197B2 - - Google Patents
Info
- Publication number
- JPS6161197B2 JPS6161197B2 JP54063914A JP6391479A JPS6161197B2 JP S6161197 B2 JPS6161197 B2 JP S6161197B2 JP 54063914 A JP54063914 A JP 54063914A JP 6391479 A JP6391479 A JP 6391479A JP S6161197 B2 JPS6161197 B2 JP S6161197B2
- Authority
- JP
- Japan
- Prior art keywords
- misfet
- transmission gate
- input
- gate
- mis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6391479A JPS55157192A (en) | 1979-05-25 | 1979-05-25 | Mis input circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6391479A JPS55157192A (en) | 1979-05-25 | 1979-05-25 | Mis input circuit |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62253601A Division JPS63132524A (ja) | 1987-10-09 | 1987-10-09 | Mis装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55157192A JPS55157192A (en) | 1980-12-06 |
| JPS6161197B2 true JPS6161197B2 (cs) | 1986-12-24 |
Family
ID=13243071
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6391479A Granted JPS55157192A (en) | 1979-05-25 | 1979-05-25 | Mis input circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55157192A (cs) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0756750B2 (ja) * | 1985-06-12 | 1995-06-14 | 日本電気株式会社 | センスアンプ |
| JP2531809B2 (ja) * | 1989-11-08 | 1996-09-04 | 株式会社東芝 | 半導体集積回路 |
| US5666082A (en) * | 1995-12-29 | 1997-09-09 | Maxin Integrated Products, Inc. | Fault protection using parallel output CMOS devices for integrated circuit analog switches |
| US6236259B1 (en) * | 1999-10-04 | 2001-05-22 | Fairchild Semiconductor Corporation | Active undershoot hardened fet switch |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5937589B2 (ja) * | 1975-02-28 | 1984-09-11 | 日本電気株式会社 | トランジスタ回路装置 |
-
1979
- 1979-05-25 JP JP6391479A patent/JPS55157192A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55157192A (en) | 1980-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5341033A (en) | Input buffer circuit with deglitch method and apparatus | |
| US4678950A (en) | Output circuit having an improved protecting circuit | |
| GB1475908A (en) | Mos circuit | |
| KR870009548A (ko) | 전압수준 감지 전력복귀(power-up reset)회로 | |
| US4347827A (en) | Noise blanker circuit for use with electronic ignition systems or the like | |
| JPH01132213A (ja) | リセット信号発生回路 | |
| JPS62217714A (ja) | 高電圧検出回路 | |
| US4385245A (en) | MOS Power-on reset circuit | |
| KR960032721A (ko) | P 채널 mis 트랜지스터로 구현된 부하 저항을 갖는 입력 보호 회로 | |
| US5327072A (en) | Regulating circuit for a substrate bias voltage generator | |
| US4166225A (en) | Read amplifier for integrated-circuit storage device | |
| US11190178B1 (en) | Gate induced drain leakage robust bootstrapped switch | |
| US3406346A (en) | Shift register system | |
| JPS6161197B2 (cs) | ||
| JPH0763138B2 (ja) | 論理デ−タ伝送バスの予負荷回路 | |
| EP0062546A2 (en) | Output circuit | |
| JP2703890B2 (ja) | 半導体集積回路 | |
| US4302791A (en) | Power supply sequencing apparatus | |
| US4571509A (en) | Output circuit having decreased interference between output terminals | |
| JP3329621B2 (ja) | 二電源インタフェイス回路 | |
| JPH0444838B2 (cs) | ||
| US4742253A (en) | Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled against a fixed reference voltage | |
| US4503344A (en) | Power up reset pulse generator | |
| JP2676807B2 (ja) | 電源容量回路 | |
| KR100268948B1 (ko) | 트랜스미션 게이트 회로 |