JPS6160456B2 - - Google Patents

Info

Publication number
JPS6160456B2
JPS6160456B2 JP55129501A JP12950180A JPS6160456B2 JP S6160456 B2 JPS6160456 B2 JP S6160456B2 JP 55129501 A JP55129501 A JP 55129501A JP 12950180 A JP12950180 A JP 12950180A JP S6160456 B2 JPS6160456 B2 JP S6160456B2
Authority
JP
Japan
Prior art keywords
output
input
signal
shift register
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55129501A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5755433A (en
Inventor
Hiroyuki Yanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP55129501A priority Critical patent/JPS5755433A/ja
Publication of JPS5755433A publication Critical patent/JPS5755433A/ja
Publication of JPS6160456B2 publication Critical patent/JPS6160456B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Shift Register Type Memory (AREA)
JP55129501A 1980-09-18 1980-09-18 Synchronizing circuit Granted JPS5755433A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55129501A JPS5755433A (en) 1980-09-18 1980-09-18 Synchronizing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55129501A JPS5755433A (en) 1980-09-18 1980-09-18 Synchronizing circuit

Publications (2)

Publication Number Publication Date
JPS5755433A JPS5755433A (en) 1982-04-02
JPS6160456B2 true JPS6160456B2 (ko) 1986-12-20

Family

ID=15011037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55129501A Granted JPS5755433A (en) 1980-09-18 1980-09-18 Synchronizing circuit

Country Status (1)

Country Link
JP (1) JPS5755433A (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01195642A (ja) * 1988-01-29 1989-08-07 Matsushita Electric Ind Co Ltd 画像表示装置
JPH01195640A (ja) * 1988-01-29 1989-08-07 Matsushita Electric Ind Co Ltd 画像表示装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01195642A (ja) * 1988-01-29 1989-08-07 Matsushita Electric Ind Co Ltd 画像表示装置
JPH01195640A (ja) * 1988-01-29 1989-08-07 Matsushita Electric Ind Co Ltd 画像表示装置

Also Published As

Publication number Publication date
JPS5755433A (en) 1982-04-02

Similar Documents

Publication Publication Date Title
US4443887A (en) Frequency-dividing circuit
EP0404127A2 (en) Signal generator
JPS6160456B2 (ko)
JPS58124325A (ja) 可変遅延段数シフト・レジスタ
US5903503A (en) Semiconductor integrated circuit device
JP2632512B2 (ja) 半導体集積回路
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
JPH04233014A (ja) コンピュータ・システム
JPS61247984A (ja) テスト回路
JP2690516B2 (ja) リングカウンタ
JP2984429B2 (ja) 半導体集積回路
JP3236235B2 (ja) トグルフリップフロップ
JP2788729B2 (ja) 制御信号発生回路
JPH04212521A (ja) リングカウンタ
JPH11150458A (ja) 半導体装置
JP2504949B2 (ja) シフトレジスタ
JP2533946B2 (ja) 集積回路
JPH04186913A (ja) エッジ検出回路
JP2565189B2 (ja) 信号処理回路
JPS63276915A (ja) タイミング信号発生回路
JPH01286461A (ja) Lsiテスト回路構成方法
JPH06112812A (ja) バイナリ・カウンタ
JPH043129B2 (ko)
JPH01236498A (ja) シフトレジスタ回路
JPH0266614A (ja) タイミング回路