JPS6158966B2 - - Google Patents

Info

Publication number
JPS6158966B2
JPS6158966B2 JP11059980A JP11059980A JPS6158966B2 JP S6158966 B2 JPS6158966 B2 JP S6158966B2 JP 11059980 A JP11059980 A JP 11059980A JP 11059980 A JP11059980 A JP 11059980A JP S6158966 B2 JPS6158966 B2 JP S6158966B2
Authority
JP
Japan
Prior art keywords
management information
circuit
product management
control
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11059980A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5735332A (en
Inventor
Fumitaka Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP11059980A priority Critical patent/JPS5735332A/ja
Publication of JPS5735332A publication Critical patent/JPS5735332A/ja
Publication of JPS6158966B2 publication Critical patent/JPS6158966B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP11059980A 1980-08-12 1980-08-12 Semiconductor device Granted JPS5735332A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11059980A JPS5735332A (en) 1980-08-12 1980-08-12 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11059980A JPS5735332A (en) 1980-08-12 1980-08-12 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS5735332A JPS5735332A (en) 1982-02-25
JPS6158966B2 true JPS6158966B2 (enrdf_load_stackoverflow) 1986-12-13

Family

ID=14539928

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11059980A Granted JPS5735332A (en) 1980-08-12 1980-08-12 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5735332A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5961056A (ja) * 1982-09-30 1984-04-07 Fujitsu Ltd 半導体チツプ
JPS59115637U (ja) * 1983-01-26 1984-08-04 日本電気アイシ−マイコンシステム株式会社 半導体ウエフア
JPS6092606A (ja) * 1983-10-26 1985-05-24 Nec Corp 半導体装置の製造方法
JPS61156839A (ja) * 1984-12-28 1986-07-16 Mitsubishi Electric Corp 半導体装置

Also Published As

Publication number Publication date
JPS5735332A (en) 1982-02-25

Similar Documents

Publication Publication Date Title
US4985988A (en) Method for assembling, testing, and packaging integrated circuits
US6392427B1 (en) Testing electronic devices
US5539878A (en) Parallel testing of CPU cache and instruction units
US20040036466A1 (en) On-circuit board continuity tester
US5696404A (en) Semiconductor wafers with device protection means and with interconnect lines on scribing lines
JPH09178804A (ja) 半導体装置試験用のバーンインボード
US5347145A (en) Pad arrangement for a semiconductor device
US5895942A (en) Fuse selectable modules
JPS6158966B2 (enrdf_load_stackoverflow)
EP1081757B1 (en) Multichip module packaging process for known good die burn-in
JPH09115972A (ja) 半導体素子の試験用アレー及び試験方法
KR100984682B1 (ko) 메모리 스택 프로브 카드 및 이를 이용한 테스트 방법
JPS6333301B2 (enrdf_load_stackoverflow)
US6621285B1 (en) Semiconductor chip having a pad arrangement that allows for simultaneous testing of a plurality of semiconductor chips
JPS5925258A (ja) 半導体集積回路装置
JPS59202652A (ja) 半導体装置の製造方法
JPH1187198A (ja) 製造情報を記憶する記憶部を有する半導体集積回路、半導体集積回路に製造状態を記録する方法、および、製造情報を記録した半導体集積回路を管理する方法
JP2765467B2 (ja) 半導体集積回路装置
JP3012242B2 (ja) 半導体集積回路の製造方法
KR20020045641A (ko) 반도체 디바이스
JPH0864648A (ja) 半導体ウエハ
KR100641471B1 (ko) 반도체 소자의 입력 ｉｃ 구조
JPH08316407A (ja) 複合形半導体パッケージの製造方法
JPH0636580Y2 (ja) 半導体集積回路
JPH07104392B2 (ja) 半導体装置