JPS6155299B2 - - Google Patents

Info

Publication number
JPS6155299B2
JPS6155299B2 JP13927581A JP13927581A JPS6155299B2 JP S6155299 B2 JPS6155299 B2 JP S6155299B2 JP 13927581 A JP13927581 A JP 13927581A JP 13927581 A JP13927581 A JP 13927581A JP S6155299 B2 JPS6155299 B2 JP S6155299B2
Authority
JP
Japan
Prior art keywords
signal
transmission
buffer memory
speed
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13927581A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5840945A (ja
Inventor
Naoki Matsuo
Ryozo Nunokawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP13927581A priority Critical patent/JPS5840945A/ja
Publication of JPS5840945A publication Critical patent/JPS5840945A/ja
Publication of JPS6155299B2 publication Critical patent/JPS6155299B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/14—Two-way operation using the same type of signal, i.e. duplex
    • H04L5/16—Half-duplex systems; Simplex/duplex switching; Transmission of break signals non-automatically inverting the direction of transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Bidirectional Digital Transmission (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
JP13927581A 1981-09-04 1981-09-04 時分割双方向通信の送受信装置 Granted JPS5840945A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13927581A JPS5840945A (ja) 1981-09-04 1981-09-04 時分割双方向通信の送受信装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13927581A JPS5840945A (ja) 1981-09-04 1981-09-04 時分割双方向通信の送受信装置

Publications (2)

Publication Number Publication Date
JPS5840945A JPS5840945A (ja) 1983-03-10
JPS6155299B2 true JPS6155299B2 (enrdf_load_stackoverflow) 1986-11-27

Family

ID=15241485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13927581A Granted JPS5840945A (ja) 1981-09-04 1981-09-04 時分割双方向通信の送受信装置

Country Status (1)

Country Link
JP (1) JPS5840945A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5840945A (ja) 1983-03-10

Similar Documents

Publication Publication Date Title
US4109111A (en) Method and apparatus for establishing conference calls in a time division multiplex pulse code modulation switching system
EP1121759B1 (en) Serial-to-parallel/parallel-to-serial conversion engine
JP2520585B2 (ja) 時分割通話路における時間スイツチ
US3984643A (en) Method and apparatus for establishing a plurality of simultaneous conferences in a PCM switching system
JPS6416045A (en) Exchange network control method and circuit arrangement
US4189625A (en) Method and apparatus for processing dual frequency digital information signals
IE43367B1 (en) Method and apparatus for establishing a plurality of simultaneous conferences in a pcm switching system
JPS6155299B2 (enrdf_load_stackoverflow)
KR100398854B1 (ko) 통신시스템및통신용중계기
US5022074A (en) Digital echo suppressor
CA1244540A (en) Digital switching system
JPS60233996A (ja) ピンポン伝送方式を用いた回線終端回路
US4932025A (en) Method of information transfer as well as an arrangement for implementing the method
KR0136514B1 (ko) 공통선 신호장치의 속도정합장치
JPH0621851A (ja) データ送受信装置
SU496550A1 (ru) Устройство многоканального ввода
US4201894A (en) Arrangement for conversion of random to fixed data channel format
JP2000022555A (ja) ビットインタリーブ及びビットデインタリーブ回路
SU1517141A2 (ru) Многоканальное устройство дл передачи и приема дискретной информации
KR860000509B1 (ko) 분리형 디지탈전화교환기의 자국통화시 채널지연 및 위상지연의 보정방법
JPH0650851B2 (ja) フレームアライナー
EP0243032A1 (en) Echo canceller for coded signals
JPS614393A (ja) 時間スイツチ回路
JPS6382196A (ja) 時間スイツチ制御回路
JPH0348706B2 (enrdf_load_stackoverflow)